WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

A2

(11) International Publication Number:

WO 98/19410

ر ا د

(43) International Publication Date:

7 May 1998 (07.05.98)

(21) International Application Number:

PCT/US97/18911

(22) International Filing Date:

22 October 1997 (22.10.97)

(30) Priority Data:

H04J 1/02

9622728.5 9720550.4 31 October 1996 (31.10.96) GB

26 September 1997 (26.09.97) GB

(71) Applicant: DISCOVISION ASSOCIATES [US/US]; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).

(72) Inventors: ALAM, Dawood; 15 Westbury Park, Durdham Down, Bristol BS6 7JA (GB). COLLINS, Matthew, James; Flat 1, 4 New King Street, Bath BA1 2BN (GB). DAVIES, David, Huw; 6 Glen Brook, Glen Drive, Stoke Bishop, Bristol BS9 1SB (GB). KEEVILL, Peter, Anthony; 7 Junction Road, Oldfield Park, Bath BA2 3NQ (GB). NOLAN, John, Matthew; 19 The Firs, Combe Down, Bath, Somerset BA2 5ED (GB). FOXCROFT, Thomas; 52B Pembroke Road, Clifton, Bristol BS8 3DT (GB). PARKER, Jonathan; 66 Third Avenue, Oldfield Park, Bath BA2 3NZ (GB).


(74) Agent: BICKEL, Arthur, S.; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

Without international search report and to be republished upon receipt of that report.

(54) Title: SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING



(57) Abstract

The invention provides a single chip implementation of a digital receiver for multicarrier signals that are transmitted by orthogonal frequency division multiplexing. Improved channel estimation and correction circuitry are provided. The receiver has highly accurate sampling rate control and frequecy control circuitry. BCH decoding of tps data carriers is achieved with minimal resources with an arrangement that includes a small Galois field multiplier. An improved FFT window synchronization circuit is coupled to the resampling circuit for locating the boundary of the guard interval transmitted with the active frame of the signal. A real-time pipelined FFT processor is operationally associated with the FFT window synchronization circuit and operates with reduced memory requirements.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

BG Bulgaria HU Hungary MN Mongolia UA Ukraine BJ Benin IE Ireland MN Mongolia UG Uganda								
AM Armenia FI Finland LT Lithuania SK Slovakia AT Austria FR France LU Luxemburg SN Senegal AU Australia GA Gabon LV Latvia SZ Swaziland AZ Azerbaijan GB United Kingdom MC Monaco TD Chad AZ Azerbaijan GB United Kingdom MC Monaco TD Chad BA Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Togo BB Barbados GH Ghana MG Madagascar TJ Tajikistan BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and T BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CM Cameroon Republic of Korea PL Poland CM Cameroon CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CU Cuba KZ Kazakstan RO Romania CU Cuba Cacch Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Nices Policican PT Sicker P Collegar P	AT A	Albania	ES	Spain	LS	Lesotho	SI	=
AT Austria FR France LU Luxembourg SN Senegal AT Austria GA Gabon LV Latvia SZ Swaziland AZ Azerbaijan GB United Kingdom MC Monaco TD Chad AZ Azerbaijan GB United Kingdom MC Monaco TD Chad BA Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Togo BB Barbados GH Ghana MG Madagascar TJ Tajikistan MK The former Yugoslav TM Turkmenistan Turkey BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BUlgaria HU Hungary ML Mali TT Trinidad and TUrkey BB Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CCM Cameroon Republic of Korea PL Poland CCM Cameroon LI Cote d'Ivoire RP Democratic People's NZ New Zealand CCM Cameroon Republic of Korea PL Poland CCM Cameroon Republic of Korea PL Poland CCM Cameroon LI CCM Cameroon LI CCM Cameroon LI CCM Cameroon LI Liechtenstein SD Sudan SUdan DK Demmark LK Sri Lanka SE Sweden Sincepore					LT	Lithuania	SK	Slovakia
AU Australia GA Gabon LV Latvia SZ Swaziland AZ Azerbaijan GB United Kingdom MC Monaco TD Chad BA Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Togo BB Barbados GH Ghana MG Madagascar TJ Tajikistan BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and TG BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CM Cameroon Republic of Korea PL Poland CM Cameroon Republic of Korea PT Portugal CC Cuba KZ Kazakstan RO Romania CC Czecch Republic CD Cemany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					LU	Luxembourg	SN	Senegal
AZ Azerbaijan GB United Kingdom MC Monaco TD Chad AZ Azerbaijan GB United Kingdom MD Republic of Moldova TG Togo BB Barbados GH Ghana MG Madagascar TJ Tajikistan BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and Ti BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Islaly MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CN China KR Republic of Korea PL Poland CN China KR Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CC Czeck Republic LC Saint Lucia RU Russian Federation CD Germany L1 Licchenstein SD Sudan CN Denmark LK Sri Lanka SE Sweden	•				LV	Latvia		
BA Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Togo BB Barbados GH Ghana MG Madagascar TJ Tajikistan BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and Togo BB Benin IE Ireland MN Mongolia UA Ukraine BB Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Ilaly MX Mexico UZ Uzbekistan CA Canada IT Ilaly MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CF Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PL Poland CC Czech Republic LC Saint Lucia RU Russian Federation CC Czech Republic LC Saint Lucia RU Russian Federation CD Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					MC '	Monaco	TD	
BB Barbados GH Ghana MG Madagascar TJ Tajikistan BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and Tr BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CF Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CN China KR Republic of Korea PL Poland CN China KR Republic of Korea PL Portugal CU Cuba KZ Kazakstan RO Romania CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany L1 Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					MD	Republic of Moldova		
BE Belgium GN Guinea MK The former Yugoslav TM Turkmenistan BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and T Ukraine BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda US United States of US U		_		_	MG	Madagascar	TJ	_
BF Burkina Faso GR Greece Republic of Macedonia TR Turkey BG Bulgaria HU Hungary ML Mali TT Trinidad and TO BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PL Poland CC Cuba KZ Kazakstan RO Romania CC Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden Sinceret				Guinea	MK	The former Yugoslav		
BG Bulgaria HU Hungary ML Mali TT Trinidad and TE BJ Benin IE Ireland MN Mongolia UA Ukraine UG Uganda BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CC Cuba KZ Kazakstan RO Romania CC Cz Czech Republic ILC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Sinceret Construction Constr						Republic of Macedonia		_
BJ Benin IE Ireland MN Mongolia UA Ukraine BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					ML	Mali		Trinidad and Tobago
BR Brazil IL Israel MR Mauritania UG Uganda BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PL Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden				_ ,	MN	Mongolia	UA	
BY Belarus IS Iceland MW Malawi US United States of CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation CD Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden			_		MR			
CA Canada IT Italy MX Mexico UZ Uzbekistan CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CC Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					MW	Malawi	US	United States of America
CF Central African Republic JP Japan NE Niger VN Viet Nam CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden CS Sinceport					MX	Mexico	UZ	
CG Congo KE Kenya NL Netherlands YU Yugoslavia CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CU Cuba KZ Kazakstan RU Russian Federation CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden				· · · · · · · · · · · · · · · · · · ·	NE	Niger	VN	Viet Nam
CH Switzerland KG Kyrgyzstan NO Norway ZW Zimbabwe CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden				•	NL	Netherlands	YU	
CI Côte d'Ivoire KP Democratic People's NZ New Zealand CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden				=		Norway	zw	Zimbabwe
CM Cameroon Republic of Korea PL Poland CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden	-				NZ	New Zealand		
CN China KR Republic of Korea PT Portugal CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden				-	PL	Poland		
CU Cuba KZ Kazakstan RO Romania CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden			KR		PT	Portugal		
CZ Czech Republic LC Saint Lucia RU Russian Federation DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden					RO	Romania		
DE Germany LI Liechtenstein SD Sudan DK Denmark LK Sri Lanka SE Sweden		=			RU	Russian Federation		
DK Denmark LK Sri Lanka SE Sweden		-			· SD	Sudan		
DR Deliniar		•			SE	Sweden		
EE ESIGNA					SG	Singapore		•
	EE I	Estonia	LR	Liberia	3G	amgapore		•

10

15

20

25

SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING

This invention relates to receivers of electromagnetic signals employing multicarrier modulation. More particularly this invention relates to a digital receiver which is implemented on a single VLSI chip for receiving transmissions employing orthogonal frequency division multiplexing, and which is suitable for the reception of digital video broadcasts.

Coded orthogonal frequency division multiplexing ("COFDM") has been proposed for digital audio and digital video broadcasting, both of which require efficient use of limited bandwidth, and a method of transmission which is reliable in the face of several effects. For example the impulse response of a typical channel can be modeled as the sum of a plurality of Dirac pulses having different delays. Each pulse is subject to a multiplication factor, in which the amplitude generally follows a Rayleigh law. Such a pulse train can extend over several microseconds, making unencoded transmission at high bit rates unreliable. In addition to random noise, impulse noise, and fading, other major difficulties in digital terrestrial transmissions at high data rates include multipath propagation, and adjacent channel interference, where the nearby frequencies have highly correlated signal variations. COFDM is particularly suitable for these applications. In practical COFDM arrangements, relatively small amounts of data are modulated onto each of a large number of carriers that are closely spaced in frequency. The duration of a data symbol is increased in the same ratio as the number of carriers or subchannels, so that inter-symbol interference is markedly reduced.

Multiplexing according to COFDM is illustrated in Figs. 1 and 2, wherein the spectrum of a single COFDM carrier or subchannel is indicated by line 2. A set of carrier frequencies is indicated by the superimposed waveforms in Fig. 2, where orthogonality conditions are satisfied. In general two real-valued functions are orthogonal if

30

$$\int_{a}^{b} \Psi_{p}(t) \Psi_{q}(t) dt = K$$
 (1)

where K is a constant, and K = 0 if $p \neq q$; $K \neq 0$ if p = q. Practical encoding and decoding of signals according to COFDM relies heavily on the fast Fourier transform ("FFT"), as can be appreciated from the following equations.

The signal of a carrier c is given by

$$s_c(t) = A_c(t) e^{i[\omega_c t + \varphi_c(t)]}$$
 (2)

where A_c is the data at time t, ω_c is the frequency of the carrier, and φ_c is the phase. N carriers in the COFDM signal is given by

$$s_s(t) = (1/N) \sum_{n=0}^{N} A_n(t)e^{j[\omega_n t + \phi_n(t)]}$$
 (3)

5

$$\omega_{n} = \omega_{0} + n\Delta\omega \qquad (4)$$

Sampling over one symbol period, then

$$\phi_c(t) \Rightarrow \phi_n \tag{5}$$

10

$$A_c(t) \Rightarrow A_n$$
 (6)

With a sampling frequency of 1/T, the resulting signal is represented by

15
$$s_s(t) = (1/N) \sum_{n=0}^{N} A_n(t) e^{i[(\omega_n + n\Delta\omega)kT + \phi_n]}$$
 (7)

Sampling over the period of one data symbol τ = NT, with ω_0 = 0,

20 $s_s(kT) = (1/N) \sum_{n=0}^{N-1} A_n e^{j\phi_n} e^{j(n\Delta\omega)kT}$ (8)

which compares with the general form of the inverse discrete Fourier transform:

$$g(kT) = (1/N) \sum_{n=0}^{N-1} G(n/(kT))e^{j\pi n(k/N)}$$
 (9)

25

30

35

In the above equations $A_n e^{i\phi}_n$ is the input signal in the sampled frequency domain, and $s_s(kT)$ is the time domain representation. It is known that increasing the size of the FFT provides longer symbol durations and improves ruggedness of the system as regards echoes which exceed the length of the guard interval. However computational complexity increases according to $Nlog_2N$, and is a practical limitation.

In the presence of intersymbol interference caused by the transmission channel, orthogonality between the signals is not maintained. One approach to this problem has been to deliberately sacrifice some of the emitted energy by preceding each symbol in the time domain by an interval which exceeds the memory of the channel, and any multipath delay. The "guard interval" so chosen is large enough to absorb any intersymbol interference, and is established by preceding each symbol by a replication of a portion of itself. The replication is typically a cyclic extension of the terminal portion

10

15

20

25

30

35

of the symbol. Referring to Fig. 3, a data symbol 4 has an active interval 6 which contains all the data transmitted in the symbol. The terminal portion 8 of the active interval 6 is repeated at the beginning of the symbol as the guard interval 10. The COFDM signal is represented by the solid line 12. It is possible to cyclically repeat the initial portion of the active interval 6 at the end of the symbol.

Transmission of COFDM data can be accomplished according to the known general scheme shown in Fig. 4. A serial data stream 14 is converted to a series of parallel streams 16 in a serial-to-parallel converter 18. Each of the parallel streams 16 is grouped into x bits each to form a complex number, where x determines the signal constellation of its associated parallel stream. After outer coding and interleaving in block 20 pilot carriers are inserted via a signal mapper 22 for use in synchronization and channel estimation in the receiver. The pilot carriers are typically of two types. Continual pilot carriers are transmitted in the same location in each symbol, with the same phase and amplitude. In the receiver, these are utilized for phase noise cancellation, automatic frequency control, and time/sampling synchronization. Scattered pilot carriers are distributed throughout the symbol, and their location typically changes from symbol to symbol. They are primarily useful in channel estimation. Next the complex numbers are modulated at baseband by the inverse fast fourier transform ("IFFT") in block 24. A guard interval is then inserted at block 26. The discrete symbols are then converted to analog, typically low-pass filtered, and then upconverted to radiofrequency in block 28. The signal is then transmitted through a channel 30 and received in a receiver 32. As is well known in the art, the receiver applies an inverse of the transmission process to obtain the transmitted information. In particular an FFT is applied to demodulate the signal.

A modern application of COFDM has been proposed in the European Telecommunications Standard ETS 300 744 (March 1997), which specifies the framing structure, channel coding, and modulation for digital terrestrial television. The specification was designed to accommodate digital terrestrial television within the existing spectrum allocation for analog transmissions, yet provide adequate protection against high levels of co-channel interference and adjacent channel interference. A flexible guard interval is specified, so that the system can support diverse network configurations, while maintaining high spectral efficiency, and sufficient protection against co-channel interference and adjacent channel interference from existing PAL/SECAM services. The noted European Telecommunications Standard defines two modes of operation. A "2K mode", suitable for single transmitter operation and for small single frequency networks with limited transmitter distances. An "8K mode" can be used for either single transmitter operation or for large single frequency networks. Various levels of quadrature amplitude

10

15

20

25

30

35

modulation ("QAM") are supported, as are different inner code rates, in order to balance bit rate against ruggedness. The system is intended to accommodate a transport layer according to the Moving Picture Experts Group ("MPEG"), and is directly compatible with MPEG-2 coded TV signals (ISO/IEC 13818).

In the noted European Telecommunications Standard data carriers in a COFDM frame can be either quadrature phase shift keyed ("QPSK"), 16-QAM, 64-QAM, non-uniform 16-QAM, or non-uniform 64-QAM using Gray mapping.

An important problem in the reception of COFDM transmission is difficulty in maintaining synchronization due to phase noise and jitter which arise from upconversion prior to transmission, downconversion in the receiver, and the front end oscillator in the tuner, which is typically a voltage controlled oscillator. Except for provision of pilot carriers to aid in synchronization during demodulation, these issues are not specifically addressed in the noted European Telecommunications Standard, but are left for the implementer to solve.

Basically phase disturbances are of two types. First, noisy components which disturb neighbor carriers in a multicarrier system are called the "foreign noise contribution" ("FNC"). Second, a noisy component which disturbs its own carrier is referred to as the "own noise contribution".

Referring to Fig. 5, the position of ideal constellation samples are indicated by "x" symbols 34. The effect of foreign noise contribution is stochastic, resulting in Gaussian-like noise. Samples perturbed in this manner are indicated on Fig. 5 as circles 36. The effects of the own noise contribution is a common rotation of all constellation points, indicated as a displacement between each "x" symbol 34 and its associated circle 36. This is referred to as the "common phase error", which notably changes from symbol to symbol, and must therefore be recalculated each symbol period T_S. The common phase error may also be interpreted as a mean phase deviation during the symbol period T_S.

In order for the receiver 32 to process the data symbols in a practical system, a mathematical operation is performed on the complex signal representing each data symbol. Generally this is an FFT. For valid results to be obtained, a particular form of timing synchronization is required in order to align the FFT interval with the received data symbol.

It is therefore a primary object of the invention to provide a highly integrated, low cost apparatus for the reception of digital broadcasts, such as terrestrial digital video broadcasts, which is implemented on a single VLSI chip.

It is another object of the invention to provide an improved method and apparatus for synchronizing a received data symbol with an FFT window in signals transmitted according to COFDM.

10

15

20

. 25

30

35

It is yet another object of the invention to improve the stability of digital multicarrier receivers in respect of channel estimation.

It is still another object of the invention to improve the automatic frequency control circuitry employed in multicarrier digital receivers.

It is a further object of the invention to improve the automatic sampling rate control circuitry employed in multicarrier digital receivers.

The invention provides a digital receiver for multicarrier signals that are transmitted. by orthogonal frequency division multiplexing. The multicarrier signal carries a stream of data symbols having an active interval, and a guard interval in which the guard interval is a replication of a portion of the active interval. In the receiver an analog to digital converter is coupled to a front end amplifier. An I/Q demodulator is provided for recovering in phase and quadrature components from data sampled by the analog to digital converter, and an automatic gain control circuit is coupled to the analog to digital converter. In a low pass filter circuit accepting I and Q data from the I/Q demodulator, the I and Q data are decimated and provided to a resampling circuit. An interpolator in the resampling circuit accepts the decimated I and Q data at a first rate and outputs resampled I and Q data at a second rate. An FFT window synchronization circuit is coupled to the resampling circuit for locating a boundary of the guard interval. A realtime pipelined FFT processor is operationally associated with the FFT window synchronization circuit. Each stage of the FFT processor has a complex coefficient multiplier, and an associated memory with a lookup table defined therein for multiplicands being multiplied in the complex coefficient multiplier. Each multiplicand in the lookup table is unique in value. A monitor circuit responsive to the FFT window synchronization circuit detects a predetermined indication that a boundary between an active symbol and a guard interval has been located.

According to an aspect of the invention the FFT window synchronization circuit has a first delay element accepting currently arriving resampled I and Q data, and outputting delayed resampled I and Q data. A subtracter produces a signal representative of the difference between the currently arriving resampled I and Q data and the delayed resampled I and Q data. In a first circuit the subtracter output signal is converted to a signal having a unipolar magnitude, which is preferably the absolute value of the signal provided by the subtracter. A second delay element stores the output signal of the first circuit, and a third delay element receives the delayed output of the second delay element. In a second circuit a statistical relationship is calculated between data stored in the second delay element. The output of the FFT window synchronization circuit is representative of the statistical relationship.

10

15

20

25

30

35

Preferably the statistical relationship is the F ratio. The FFT processor is capable of operation in a 2K mode and in an 8K mode.

The FFT processor has an address generator for the memory of each stage, which accepts a signal representing the order dependency of a currently required multiplicand, and generates an address of the memory wherein the currently required multiplicand is stored. In a further aspect of the invention each multiplicand is stored in the lookup table in order of its respective order dependency for multiplication by the complex coefficient multiplier, so that the order dependencies of the multiplicands define an incrementation sequence. The address generator has an accumulator for storing a previous address that was generated thereby, a circuit for calculating an incrementation value of the currently required multiplicand responsive to the incrementation sequence, and an adder for adding the incrementation value to the previous address.

In another aspect of the invention there are a plurality of incrementation sequences. The multiplicands are stored in row order, wherein in a first row a first incrementation sequence is 0, in a second row a second incrementation sequence is 1, in a third row first and second break points B1, B2 of a third incrementation sequence are respectively determined by the relationships

$$B1_{M_N} = 4^N B1_{M_N} - \sum_{n=0}^{N-1} 4^n$$

$$B2_{M_N} = \sum_{n=0}^{N} 4^n$$

and in a fourth row a third break point B3 of a third incrementation sequence is determined by the relationship

$$B3_{M_N} = 2 \times 4^N + 2$$

wherein M_N represents the memory of an Nth stage of the FFT processor.

The receiver provides channel estimation and correction circuitry. Pilot location circuitry receives a transformed digital signal representing a frame from the FFT processor, and identifies the position of pilot carriers therein. The pilot carriers are spaced apart in a carrier spectrum of the transformed digital signal at intervals K and have predetermined magnitudes. The pilot location circuitry has a first circuit for computing an order of carriers in the transformed digital signal, positions of said carriers being calculated modulo K. There are K accumulators coupled to the second circuit for accumulating magnitudes of the carriers in the transformed digital signal, the accumulated magnitudes defining a set. A correlation circuit is provided for correlating

10

15

20

25

K sets of accumulated magnitude values with the predetermined magnitudes. In the correlation a first member having a position calculated modulo K in of each of the K sets is uniquely offset from a start position of the frame.

According to another aspect of the invention the pilot location circuitry also has a bit reversal circuit for reversing the bit order of the transformed digital signal.

According to yet another aspect of the invention amplitudes are used to represent the magnitudes of the carriers. Preferably the magnitudes of the carriers and the predetermined magnitudes are absolute values.

In a further aspect of the invention the correlation circuitry also has a peak tracking circuit for determining the spacing between a first peak and a second peak of the K sets of accumulated magnitudes, wherein the first peak is the maximum magnitude, and the second peak is the second highest magnitude.

The channel estimation and correction circuitry also has an interpolating filter for estimating the channel response between the pilot carriers, and a multiplication circuit for multiplying data carriers output by the FFT processor with a correction coefficient produced by the interpolating filter.

The channel estimation and correction circuitry also has a phase extraction circuit accepting a data stream of phase-uncorrected I and Q data from the FFT processor, and producing a signal representative of the phase angle of the uncorrected data. The phase extraction circuit includes an accumulator for the phase angles of succeeding phase-uncorrected I and Q data.

According to an aspect of the invention the channel estimation and correction circuitry includes an automatic frequency control circuit coupled to the phase extraction circuit, in which a memory stores the accumulated common phase error of a first symbol carried in the phase-uncorrected I and Q data. An accumulator is coupled to the memory and accumulates differences between the common phase error of a plurality of pilot carriers in a second symbol and the common phase error of corresponding pilot carriers in the first symbol. The output of the accumulator is filtered, and coupled to the I/Q demodulator.

According to another aspect of the invention the coupled output of the accumulator of the automatic frequency control circuit is enabled in the I/Q demodulator only during reception of a guard interval therein.

According to yet another aspect of the invention the channel estimation and correction circuitry also has an automatic sampling rate control circuit coupled to the phase extraction circuit, in which a memory stores the individual accumulated phase errors of pilot carriers in a first symbol carried in the phase-uncorrected I and Q data. An accumulator is coupled to the memory and accumulates differences between the

30

10

15

25

30

35

phase errors of individual pilot carriers in a second symbol and phase errors of corresponding pilot carriers in the first symbol to define a plurality of accumulated intersymbol carrier phase error differentials. A phase slope is defined by a difference between a first accumulated intersymbol carrier phase differential and a second accumulated intersymbol carrier phase differential. The output of the accumulator is filtered and coupled to the I/Q demodulator.

According to one aspect of the invention the sampling rate control circuit stores a plurality of accumulated intersymbol carrier phase error differentials and computes a line of best fit therebetween.

According to another aspect of the invention the coupled output signal of the accumulator of the automatic sampling rate control circuit is enabled in the resampling circuit only during reception of a guard interval therein.

According to an aspect of the invention a common memory for storing output of the phase extraction circuit is coupled to the automatic frequency control circuit and to the automatic sampling rate control circuit.

According to another aspect of the invention the phase extraction circuit also has a pipelined circuit for iteratively computing the arctangent of an angle of rotation according to the series

20
$$\tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \frac{x^9}{9} - \dots, |x| < 1$$

wherein x is a ratio of the phase-uncorrected I and Q data.

The pipelined circuit includes a constant coefficient multiplier, and a multiplexer for selecting one of a plurality of constant coefficients of the series. An output of the multiplexer is connected to an input of the constant coefficient multiplier.

According to still another aspect of the invention the pipelined circuit has a multiplier, a first memory for storing the quantity x^2 , wherein the first memory is coupled to a first input of the multiplier, and has a second memory for holding an output of the multiplier. A feedback connection is provided between the second memory and a second input of the multiplier. The pipelined circuit also has a third memory for storing the value of the series. Under direction of a control circuit coupled to the third memory, the pipeline circuit computes N terms of the series, and also computes N+1 terms of the series. An averaging circuit is also coupled to the third memory and computes the average of N terms and N+1 terms of the series.

Data transmitted in a pilot carrier of the multicarrier signal is BCH encoded according to a code generator polynomial h(x). A demodulator operative on the BCH encoded data is provided, which includes an iterative pipelined BCH decoding circuit.

The BCH decoding circuit is circuit coupled to the demodulator. It forms a Galois Field of the polynomial, and calculates a plurality of syndromes therewith. The BCH decoding circuit includes a plurality of storage registers, each storing a respective one of the syndromes, and a plurality of feedback shift registers, each accepting data from a respective one of the storage registers. The BCH decoding circuit has a plurality of Galois field multipliers. Each of the multipliers is connected in a feedback loop across a respective one of the feedback shift registers and multiplies the output of its associated feedback shift register by an alpha value of the Galois Field. An output Galois field multiplier multiplies the outputs of two of the feedback shift registers.

10

5

A logical network forms an error detection circuit connected to the feedback shift registers and to the output Galois field multiplier. The output of the error detection circuit indicates an error in a current bit of data, and a feedback line is enabled by the error detection logic and connected to the storage registers. Using the feedback line, the data output by the feedback shift registers are written back into the storage registers for use in a second iteration.

15

20

According to an aspect of the invention the output Galois field multiplier has a first register initially storing a first multiplicand A, a constant coefficient multiplier connected to the first register for multiplication by a value α . An output of the constant coefficient multiplier is connected to the first register to define a first feedback loop, whereby in a kth cycle of clocked operation the first register contains a Galois field product $A\alpha^k$. A second register is provided for storing a second multiplicand B. An AND gate is connected to the second register and to the output of the constant coefficient multiplier. An adder has a first input connected to an output of the AND gate. An accumulator is connected to a second input of the adder, and the Galois field product AB is output by the adder.

25

The invention provides a method for the estimation of a frequency response of a channel. It is performed by receiving from a channel an analog multicarrier signal that has a plurality of data carriers and scattered pilot carriers. The scattered pilot carriers are spaced apart at an interval N and are transmitted at a power that differs from the transmitted power of the data carriers. The analog multicarrier signal is converted to a digital representation thereof. A Fourier transform is performed on the digital representation of the multicarrier signal to generate a transformed digital signal. The bit order of the transformed digital signal is reversed to generate a bit-order reversed signal. Magnitudes of the carriers in the bit-order reversed signal are cyclically accumulated in N accumulators, amd the accumulated magnitudes are correlated with the power of the scattered pilot carriers. Responsive to the correlation, a synchronizing signal is

generated that identifies a carrier position of the multicarrier signal, preferably an active carrier.

According to another aspect of the invention the step of accumulating magnitudes is performed by adding absolute values of a real component of the bit-order reversed signal to respective absolute values of imaginary components thereof to generate sums, and respectively storing the sums in the N accumulators.

According to yet another aspect of the invention the step of correlating the accumulated magnitudes also is performed by identifying a first accumulator having the highest of the N values stored therein, which represents a first carrier position, and by identifying a second accumulator which has the second highest of the N values stored therein, which represents a second carrier position. The interval between the first carrier position and the second carrier position is then determined.

To validate the consistency of the carrier position identification, the position of a carrier of a first symbol in the bit-order reversed signal is compared with a position of a corresponding carrier of a second symbol therein.

Preferably interpolation is performed between pilot carriers to determine correction factors for respective intermediate data carriers disposed therebetween, and respectively adjusting magnitudes of the intermediate data carriers according to the correction factors.

According to an aspect of the invention a mean phase difference is determined between corresponding pilot carriers of successive symbols of the transformed digital signal. A first control signal representing the mean phase difference, is provided to control the frequency of reception of the multicarrier signal. The first control signal is enabled only during reception of a guard interval.

Preferably a line of best fit is determined for the inter-symbol phase differences of multiple carriers to define a phase slope.

For a better understanding of these and other objects of the present invention, reference is made to the detailed description of the invention, by way of example, which is to be read in conjunction with the following drawings, wherein:

- Fig. 1 illustrates the spectrum of a COFDM subchannel;
- Fig. 2 shows a frequency spectrum for multiple carriers in a COFDM signal;
- Fig. 3 is a diagram of a signal according to COFDM and shows a data symbol format;
 - Fig. 4 is a block diagram illustrating an FFT based COFDM system;
 - Fig. 5 illustrates certain perturbations in a COFDM signal constellation;
- Fig. 6 is a flow diagram of a method of timing synchronization according to a preferred embodiment of the invention;

5

.10

15

20

25

30

10

15

20

25

- Fig. 7 is a plot of an F ratio test performed on several data symbols for coarse timing synchronization;
 - Fig. 8 is a plot of an incomplete beta function for different degrees of freedom;
- Fig. 9 is a plot helpful in understanding a test of statistical significance according to the invention;
- Fig. 10 is an electrical schematic of a synchronization circuit according to an alternate embodiment of the invention;
- Fig. 11 is an electrical schematic of a synchronization circuit according to another alternate embodiment of the invention;
- Fig. 12 is a block diagram of a single-chip embodiment of a digital receiver in accordance with the invention;
- Fig. 13 is a block diagram illustrating the front end of the digital receiver shown in Fig. 12 in further detail;
- Fig. 14 is a block diagram illustrating the FFT circuitry, channel estimation and correction circuitry of the digital receiver shown in Fig. 12;
- Fig. 15 is a block diagram illustrating another portion of the digital receiver shown in Fig. 12;
- Fig. 16 is a more detailed block diagram of the channel estimation and correction circuitry shown in Fig. 14;
- Fig. 17 is a schematic of the automatic gain control circuitry of the digital receiver shown in Fig. 12;
- Fig. 18 is a schematic of the I/Q demodulator of the digital receiver shown in Fig. 12;
 - Fig. 19 illustrates in greater detail a low pass filter shown in Fig. 13;
 - Fig. 20 shows the response of the low pass filter shown in Fig. 19;
 - Fig. 21 shows the resampling circuitry of the digital receiver shown in Fig. 12;
 - Fig. 22 illustrates a portion of an interpolator in the resampling circuitry of Fig. 21;
 - Fig. 23 is a more detailed block diagram of the FFT window circuitry shown in Fig.
- 14; 30 Fig. 24 is a schematic of a butterfly unit in the FFT calculation circuitry shown in Fig.14;
 - Figs. 25 and 26 are schematics of butterfly units in accordance with the prior art; Fig. 27 is a schematic of a radix $2^2 + 2$ FFT processor in accordance with the invention;
 - Fig. 28 is 32 point flow graph of the FFT processor shown in Fig. 27;
 - Fig. 29 is a schematic of a configurable 2K/8K radix 2²+2 single path, delay feedback pipelined FFT processor in accordance with the invention;

10

20

25

- Fig. 30 is a detailed schematic of a complex multiplier used in the circuitry shown in Fig. 29;
- Fig. 31 is a detailed schematic of an alternate embodiment of a complex multipliers used in the circuitry shown in Fig. 29;
- Fig. 32 is another diagram illustrating the organization of the twiddle factors for each of the multipliers in the circuitry shown in Fig. 29;
- Fig. 33 illustrates the organization of the twiddle factors for each of the multipliers in the circuitry shown in Fig. 29;
 - Fig. 34 is a schematic of address generator used in the circuitry shown in Fig. 29;
- Fig. 35 is a schematic of a generalization of the address generator shown in Fig. 34;
- Fig. 36 is a flow chart illustrating the process of pilot location conducted by the channel estimation and correction circuitry shown in Fig. 16;
- Fig. 37 is a flow chart of an embodiment of the pilot localization procedure according to the invention.
 - Fig. 38 is a more detailed block diagram of the tps sequence block of the circuitry shown in Fig. 14;
 - Fig. 39 is a schematic of a BCH decoder used in the tps processing circuitry shown in Fig. 38;
 - Fig. 40 is a more detailed schematic of a Galois field multiplier shown in Fig. 39;
 - Fig. 41 is a block diagram generically illustrating the automatic sampling control and automatic frequency control loops of the digital receiver shown in Fig. 12;
 - Fig. 42 is a more detailed block diagram of the automatic sampling control and automatic frequency control loops shown in Fig. 41;
 - Fig. 43 is a more detailed block diagram of the phase extract block of the circuitry shown in Fig. 42;
 - Fig. 44 is a schematic of the circuitry employed to calculate an arctangent in the block diagram shown in Fig. 43;
 - Fig. 45 is a plot of the square error at different values of α of the Taylor expansion to 32 terms;
 - Fig. 46 is a plot of the square error at different values of α of the Taylor expansion to 31 terms;
 - Fig. 47 is a plot of the square error at different values of α of the average of the Taylor expansion to 31 and 32 terms;
- Fig. 48 is a plot of the phase differences of pilot carriers with a line of best fit shown;

10

15

20

25

30

Fig. 49 is a more detailed block diagram an alternate embodiment of the automatic sampling control and automatic frequency control loops shown in Fig. 41;

Fig. 50 illustrates a coded constellation format used in the demapping circuitry of Fig. 15;

Fig. 51 illustrates the conversion of I,Q data to binary data value using the format shown in Fig. 50;

Fig. 52 is a more detailed block diagram of the symbol deinterleaving circuitry shown in Fig. 15;

Fig. 53 is a more detailed block diagram of the bit deinterleaving circuitry shown in Fig. 15;

Fig. 54 illustrates the conversion from a coded constellation format to a 24 bit soft I/Q format by the bit deinterleaving circuitry shown in Fig. 53;

Fig. 55 is a more detailed block diagram of the microprocessor interface of the receiver shown in Fig. 12;

Fig. 56 is a more detailed block diagram of the system controller of the receiver shown in Fig. 12; and

Fig. 57 is a state diagram relating to channel acquisition in the system controller of the receiver shown in Fig. 56.

Alignment of The FFT Window

Referring again to Figs. 3 and 4, according to the invention a statistical method is applied to COFDM signals to find the end of the guard interval 10. This method is explained with reference to the above noted European Telecommunications Standard, but is applicable to many forms of frequency division multiplexing having prefixed or postfixed guard intervals. It allows the receiver 32 to find the end of the guard interval given only the received sampled complex signal (solid line 12) and the size of the active interval 6. The method relies on the fact that the guard interval 10 is a copy of the last part of the data symbol 4. In the receiver 32, due to echoes and noise from the channel and errors in the local oscillator, the guard interval 10 and the last part of the data symbol 4 will differ. If the errors introduced are random then a statistical method can be applied. According to the invention, the received complex signal is sampled at a rate which is nearly identical to that used in the transmitter. A difference signal is found for a pair of received samples which are separated by a period of time which is as close as possible to the active interval 6. This period should be equal to the size of the fast fourier transform ("FFT") being applied (i.e. 2048 or 8192 samples). Let

$$S_i = |s_i| - |s_{i-\text{fitsize}}| \tag{14}$$

10

15

20

where S_i is the difference signal; s_i and $s_{ifftsize}$ are the current and previous complex input samples of which the modulus is taken. That is, the subscript "i" indexes a linear time sequence of input values. Assuming that the input signal is random, then S_i is also random. Within the guard interval s_i and $s_{i-fftsize}$ will be similar, although not identical, due to the effects of the channel. S_i will be therefore a random signal with a small dispersion. As used herein the term "dispersion" means generally the spread of values, and is not restricted to a particular mathematical definition. In general the active part of one symbol is not related to the active part of the next symbol. Outside of the guard interval S_i will be random with a much larger dispersion. In order to find the end of the guard interval, the dispersion of the difference signal S_i is monitored to look for a significant increase which will occur at the boundary of the guard interval 10 and the active interval 6. The inventors have also observed that a large decrease in dispersion is seen at the start of the guard interval 10.

According to a preferred embodiment of the invention samples of the input signal are stored over an interval which includes at least one symbol period T_s . The dispersion of the difference signal S_i is calculated over a block of samples. The block is moved back in time over a number of samples, n, and the dispersion is recalculated. These two blocks are referred to herein as "comparison blocks". The ratio of a current dispersion in a first comparison block to the dispersion in a previous comparison block is found. Then, the F ratio significance test is used to find significant differences in the dispersions of the two comparison blocks. The F ratio is defined as

$$F = \frac{VAR(i)}{VAR(i-n)}$$
 (15)

where n is a positive integer, i indexes the input samples, and VAR(i) is the variance of a block of values of length N samples. Variance can be defined as

$$VAR(i) = \frac{1}{N} \sum_{i=0}^{N} (S_{i-j})^2 - \left(\frac{1}{N} \sum_{i=0}^{N} S_{i-j}\right)^2$$
 (16)

While the F ratio significance test is used in the preferred embodiment, other functions of the two dispersion values which give a signal relating to the change in dispersion could be used. There are many such functions. An advantage of the F ratio is that for a random input signal it has a known probability distribution, allowing convenient statistical analysis for purposes of performance analysis and system design. Also the F ratio intrinsically normalizes the signal, making the result independent of the signal level.

10

15

20

25

30

35

The method is disclosed with reference to Fig. 6, in which a first member of a sample pair in a current evaluation block is measured at step 38. A delay of one active interval 6 (Fig. 3) is experienced in step 40. This may be accomplished with a digital delay such as a FIFO, or equivalently by buffering samples for an active interval in a memory and accessing appropriate cells of the memory. A second member of the sample pair is measured in step 42, and the difference between the first and second member is determined and stored in step 44. The end of the current block is tested at decision step 46. The size of the evaluation block should not exceed the length of a guard interval, and may be considerably smaller. In the event the end of the current block has not yet been reached, another sample is acquired at step 48, and control returns to step 38.

If the end of the current block has been reached, the dispersion of the current block is measured in step 50, and is treated as one of two comparison blocks of data. A test is made at decision step 52 to determine if a group of two comparison blocks have been evaluated. If this test is negative, then another block of data is acquired in step 54, after which control returns to step 38. The other block of data need not be contiguous with the block just completed.

In the event the test at decision step 52 is positive, the F ratio is computed for the group of two comparison blocks at step 56. The results obtained in step 56 are submitted to peak detection in step 60. Peak detection optionally includes statistical tests of significance, as is explained hereinbelow.

If peaks are detected, then the boundary of a guard interval is established in step 62 for purposes of synchronization of the FFT window which is necessary for further signal reconstruction. If peaks are not detected, the above process is repeated with a block of samples taken from another portion of the data stream.

Example 1:

Referring now to Fig. 7 a complex signal was generated according to the above noted European Telecommunications standard using a random number generator, and transmitted across a Ricean channel model together with added white Gaussian noise (SNR = 3.7). Data symbols were then analyzed according to the above described method. The results 6 data symbols are shown in Fig. 7, wherein the F ratio is plotted for convenience of presentation on a logarithmic axis as line 64, because the spikes 66, 68, at the beginning and end of the guard intervals respectively, are very large.

Although it is quite evident from Figure 7 that the ends of the guard intervals are easy to find using any of several well known peak detectors, it is possible to apply a statistical test to more accurately answer the question: do the two blocks of samples have the same dispersion? This is the null hypothesis, H_0 , i.e. the dispersion is the

10

25

same and the observed spike in F is due to random fluctuations only. If H_0 has very low probability it can be rejected, which would correspond to detection of the start or end of the guard interval. From the way the COFDM symbol is constructed H_0 is expected to be true for comparison blocks lying entirely within the guard interval or within the active interval, but false when the comparison blocks straddle a boundary at the start or end of the guard interval. If comparison blocks of random samples are drawn from the same population then the probability of F is given by

$$Q(F|v_1,v_2) = I_x(\frac{v_1}{2},\frac{v_2}{2})$$
 (17)

where I() is the incomplete Beta function,

$$x = \frac{V_2}{V_2 + V_1 F}$$
 (18)

and v₁ and v₂ are the number of degrees of freedom with which the first and second dispersions are estimated. In this example v1 = v2 = (N-1) if n >= N. The shape of the function is shown in Fig. 8. From a statistical point of view n should be sufficiently large so that the two blocks do not overlap, i.e. n >= N. If the blocks do overlap, then the calculation of the second dispersion will use samples used for the calculation of the first dispersion. This effectively reduces the number of degrees of freedom and hence the significance of the result. It has been determined that setting n=N works well.

The function Q() in equation (13) actually gives the one-tailed probability. H_0 could be rejected if F is either very large or very small, and so the two-tailed test is required. Actually the two tails are identical, so for a two-tailed test the probability is double that given in equation (13). However, this results in values of probability greater than one for F<1. The probability, p, is therefore calculated as follows:

$$p=2I_x(\frac{v_1}{2},\frac{v_2}{2})$$
 (19)

and then, if (p > 1), p = 2 - p. This probability reflects the viability of H₀. Thus if p is small, H₀ can be rejected and it can be stated, with a specified degree of certainty, that the comparison blocks come from sample populations with different dispersion. The noted European Telecommunications Standard specification states that the block size, N, should be 32 for a correlation algorithm. N={32,64} have been successfully tried. The probability functions obtained are shown in Fig. 9 using these values for N. In the preferred embodiment p <= 0.05 has been set for the rejection of H₀.

A precise implementation would be to calculate F, then x, then the incomplete Beta function, then p and then apply the threshold test. This algorithm would be very difficult to realize in hardware since the Beta function is very complicated. In the preferred embodiment it is much simpler, and gives the same results, to set the acceptance threshold and N parameter, and thus define an upper and lower limit for F. It is then only necessary to calculate F and compare it with the limits. In order to simply find the end of the guard interval it may be safely assumed that F>1. Only the upper limit on F is needed. To calculate the limits on F accurately, a suitable root-finding method, such as Newton-Raphson may be utilized. Typical values are given in Table 1.

10

15

5

Table 1

p threshold		v1 = v2 = 31		v1 = v2 = 63	
	F_lower	F_upper	F_lower	F_upper	
0.2	0.627419	1.593832	0.722591	1.383909	
0.1	0.548808	1.822132	0.658620	1.518326	
0.05	0.488143	2.048582	0.607525	1.646022	
0.01	0.386894	2.584689	0.518205	1.929738	
0.005	0.354055	2.824422	0.487936	2.049448	
0.001	0.293234	3.410251	0.429794	2.326695	
10-4		4.337235			
10 ⁻⁵		5.393528	·		
10 ⁻⁶		6.605896			
10 ⁻⁷		8.002969			
10-8		9.616664			

20

25

30

This method has been successfully tested using the specified channel model with additive white Gaussian noise (SNR=3.7).

The formula for dispersion given in Equation (12) would require a multiplier for implementation in silicon. The calculation of F is a division in which the (N-1) normalisation constants cancel out as long as the two blocks have the same size. Accurate multiplication and division can be expensive in silicon. In the preferred embodiment simplifications have been implemented which give less accurate, but still viable, values for F. S_i can be assumed to have zero mean so it is not necessary to calculate the mean from the block of samples. This also increases the number of degrees of freedom from (N-1) to N. Instead of calculating variance using the standard

10

15

sum of squares formula, the dispersion can be estimated by the mean absolute deviation. The formula for VAR(i) becomes

$$VAR(i) = \frac{1}{N} \left(\sum_{j=0}^{N-1} |S_{i-j}| \right)^{2}$$
 (20)

The (1/N) factor divides out in the calculation of F if the two blocks have the same size. But there still remains the division of the two dispersions and the squaring required. These can be tackled using logarithms to the base 2. Substituting from Equation (16) into Equation (11) gives

$$F = \left(\frac{\sum_{j=0}^{N-1} |S_{i-j}|}{\sum_{j=0}^{N-1} |S_{i-n-j}|}\right)^2 = \left(\frac{S_a}{S_b}\right)^2$$
 (21)

Taking logs to the base 2 gives

$$\log F = 2(\log s_a - \log s_b) = y$$
 (22)

It is then only necessary to calculate y and compare it with the logarithm to the base 2 of the F upper limit. The comparison can be made by subtracting the log of the limit from 2(log2sa-log2sb) and comparing with zero. The factor of 2 can be absorbed into the limit.

Calculation of the logs to base two is relatively straightforward in hardware if the numbers are stored as fixed point fractions. The fractions can be split into an exponent and a fractional mantissa: $x = A2^B$. Taking log base 2 gives logx = logA + B. Since A is fractional it is practical to find its logarithm using a lookup table. The exponent B can be found from the position of the MSB (since s_a and s_b will both be positive numbers).

The calculation can thus be reduced to require only addition and subtraction arithmetic operations. The limit should also be recalculated using v1=v2=N if using this method. In practice, the significance level may be set empirically for a particular application, preferably p=0.05.

It will be appreciated by those skilled in the art that various measures of dispersion may be utilized without departing from the spirit of the invention, for example the

35

30

standard deviation, skew, various moments, histograms, and other calculations known in the art.

In a first alternate embodiment of the invention, the above described method is employed using either the real or the imaginary parts of the signal instead of the modulus. This embodiment achieves economy in hardware.

In a second alternate embodiment of the invention, the n parameter of equation (11) has been optimized. At the end of the guard interval, the two blocks straddle more of the transition to the active interval, giving a well-defined increase in the dispersion. Using any value n>2 has the drawback that several successive points will give significant increases as the later block travels up to the boundary. This small problem is easily overcome by introducing a dead period after detection of the boundary. That is, once a spike has been detected a set of samples equal to the size of the FFT window is accepted before further attempts are made to locate another spike. The dead period has the added benefit of not introducing false spikes. When using larger values of n the spikes 66, 68 (Fig. 7) increase, whilst the H₀ noisy F signal remain much the same. Example 2:

The maximum F-spike height as a function of n has been measured systematically together with the background variation in F. The results are shown in Table 2.

U
_

25

5

10

15

	×	Table 2		•
(1)	(2)	(3)	(4)	(5)
n	<f></f>	F _{s.d.}	F _{max}	(4) / (3)
3.	1.0009	0.07	7.5	107
5	1.0012	0.10	10.7	107
10	1.0011	0.14	12.9	92
15	1.0014	0.17	16.7	98
20	1.0014	0.19	19.3	102
30	1.0012	0.23	20.9	91
40	0.9975	0.24	22.0	92
50	0.9926	0.25	20.4	81.6

30

Table 2 was developed using the first 5 frames of the signal analyzed in Fig. 7. The statistics in columns (2) and (3) of Table 2 were made by excluding any points where F>=3.0 to exclude spikes from the calculations. The spikes would otherwise affect the values of mean and standard deviation even though they are from a different statistical population.

10

15

20

25

30

35

The results indicate that the background variation in F, $F_{s.d.}$, was affected by n, increasing asymptotically to a value of approximately 0.28. It is likely that this is the effect of overlapping blocks. For example, for N=64 and n<64, the blocks over which the dispersions are calculated will contain some of the same values and therefore be correlated. To test this theory Fs.d. was evaluated for n>N, and the results are shown in Table 3.

┰.			_
12	าก	le.	

n	F _{s.d} .
60	0.258
. 70	0.266
80	0.270
90	0.278
100	0.285
128	0.297
256	0.366

The dependence becomes linear at $n \ge N/2$. If F is calculated every n samples, rather than every sample, then this dependence may be reduced. However, this creates a risk for small guard intervals of not having the first block wholly within the guard interval and the second wholly within the active interval.

A third alternate embodiment of the invention is disclosed with reference to Fig. 10, which schematically illustrates a timing synchronization circuit 70. The circuit accepts a complex input signal 72, and includes a circuit module 74 which develops the modulus of its input, which is taken from node 83. The circuit module 74 insures that the value being subsequently processed is an unsigned number. The input to the circuit module 74 is a difference signal which is developed by a subtracter 75 which takes as inputs the input signal 72 and a delayed version of the input signal 72 which has been processed through a delay circuit 79, preferably realized as a FIFO 77 of length L, where L is the size of the FFT window. As explained above, it is also possible to operate this circuit where the input signal 72 is real, imaginary, or complex, or even the modulus of a complex number. In the case where the input signal 72 is real, or imaginary, the circuit module 74 can be modified, and can be any known circuit that removes the sign of the output of the subtracter 75, or equivalently sets the sign so that the outputs accumulate monotonically; i.e. the circuit has a unipolar output. The output of the circuit module 74 is ultimately clocked into a digital delay, which is preferably implemented as a FIFO 78. When the FIFO 78 is full, a signal SIG1 80 is asserted, and the output of the FIFO 78

10

15

20

25

30

35

becomes available, as indicated by the AND gate 82. An adder/subtracter circuit 84 is also connected to the node 76, and its output is stored in a register 86. A delayed version of the output of the adder/subtracter circuit 84 is taken from the register 86 and fed back as a second input to the adder/subtracter circuit 84 on line 88. In the event the signal SIG1 80 has been asserted, a version of the output of the circuit module 74, delayed by a first predetermined interval N, where N is the number of samples in the comparison blocks, is subtracted from the signal on node 76.

The signal on line 88 is an index into a lookup table, preferably implemented as a read-only-memory ("ROM"), and shown as ROM 90. The address of the ROM 90 contains the logarithm to the base 2 of the magnitude of the signal on line 88, which then appears at node 92. The node 92 is connected to a subtracter 94, and to a delay circuit, shown as FIFO 98, which is used to develop the denominator of the middle term of equation (17).

The subtracter 94 produces a signal which is compared against the \log_2 of a predetermined threshold value F_{LIMIT} in a comparison circuit 106, shown for simplicity as an adder 108 connected to a comparator 110. The output signal SYNC 112 is asserted when the boundary of a guard interval has been located.

Although not implemented in the presently preferred embodiment, It is also possible to configure the size of the FIFO 77 dynamically, so that the size of the interval being evaluated can be adjusted according to operating conditions. This may conveniently be done by storing the values on the node 92 in a RAM 114 for computation of their dispersion.

In a fourth alternate embodiment of the invention, explained with reference to Fig. 11, components similar to those of the embodiment shown in Fig. 10 have the same reference numerals. A timing synchronization circuit 116 is similar to the timing synchronization circuit 70, except now the delay circuit 79 is realized as the FIFO 77, and another FIFO 100, one of which is selected by a multiplexer 102. Both of the FIFOs 77, 100 provide the same delay; however the capacities of the two are different. The FIFO 100 provides for storage of samples taken in an interval equal to the size of the FFT window, and is normally selected in a first mode of operation, for example during channel acquisition, when it is necessary to evaluate an entire symbol in order to locate a boundary of a guard interval. In the noted European Telecommunications standard, up to 8K of data storage is required, with commensurate resource requirements. During subsequent operation, the approximate location of the guard interval boundaries will be known from the history of the previous symbols. In a second mode of operation, It is therefore only necessary to evaluate a much smaller interval in order to verify the exact location of the guard interval boundary. The number of samples used in the computation

of the dispersion can be kept to a small number, preferably 32 or 64, and the much smaller FIFO 77 accordingly selected to hold the computed values. The resources saved thereby can be utilized for other functions in the demodulator, and memory utilized by the larger FIFO 100 may also be reallocated for other purposes.

A control block 81 optionally advances the evaluation interval relative to symbol boundaries in the data stream in successive symbols, and can also be used to delay for the dead period. Eventually the moving evaluation interval straddles the boundary of the current symbol's guard interval, and synchronization is then determined. The size of the evaluation interval is chosen to minimize the use of memory, yet to be large enough to achieve statistical significance in the evaluation interval. The size of the evaluation interval, and the FIFO 77 may be statically or dynamically configured.

Single Chip Implementation of a COFDM Demodulator Overview

Referring initially to Fig. 12, there is shown a high level block diagram of a multicarrier digital receiver 126 in accordance with the invention. The embodiment described hereinbelow conforms to the ETS 300 744 telecommunications standard (2K mode), but can be adapted by those skilled in the art to operate with other standards without departing from the spirit of the invention. A radio frequency signal is received from a channel such as an antenna 128, into a tuner 130, which is conventional, and preferably has first and second intermediate frequency amplifiers. The output of the second intermediate frequency amplifier (not shown), is conducted on line 132 to an analog to digital converter 134. The digitized output of the analog to digital converter 134 is provided to block 136 in which I/Q demodulation, FFT, channel estimation and correction, inner and outer deinterleaving, and forward error correction are conducted. Carrier and timing recovery are performed in block 136 entirely in the digital domain, and the only feedback to the tuner 130 is the automatic gain control ("AGC") signal which is provided on line 138. A steady 20 MHz clock on line 140 is provided for use as a sampling clock for the external analog to digital converter 134. A host microprocessor interface 142 can be either parallel or serial. The system has been arranged to operate with a minimum of host processor support. In particular channel acquisition can be achieved without any host processor intervention.

The functions performed within the block 136 are grouped for convenience of presentation into a front end (Fig. 13), FFT and channel correction group (Fig. 14), and a back end (Fig. 15).

As shown in Fig. 13, I/Q samples at are received by an IQ demodulator 144 from the analog to digital converter 134 (Fig. 12) on a bus 146 at a rate of 20 megasamples per second. An AGC circuit 148 also takes its input from the bus 146. A frequency rate

5

10

15

20

25

30

10

15

20

. 25

30

35

control loop is implemented using a numerically controlled oscillator 150, which receives frequency error signals on line 152, and frequency error update information on line 154. Frequency and sampling rate control are achieved in the frequency domain, based on the pilot carrier information. The frequency error signals, which are derived from the pilot carriers, and the frequency error update information will both be disclosed in further detail shortly. The I and Q data output from the IQ demodulator 144 are both passed through identical low pass filters 156, decimated to 10 megasamples per second, and provided to a sinc interpolator 158. Sample rate control is achieved using a numerically controlled oscillator 160 which receives sample rate control information derived from the pilot signals on line 162, and receives sample error update timing information on line 164.

As shown in Fig. 14, acquisition and control of the FFT window are performed in block 166, which receives signals from the sinc interpolator 158 (Fig. 13). The FFT computations are performed in FFT calculation circuitry 168. Channel estimation and correction are performed in channel estimation and correction block 170, and involves localization of the pilot carriers, as will be described below in greater detail. The tps information obtained during pilot localization is processed in tps sequence extract block 172. Uncorrected pilot carriers are provided by the circuitry of channel estimation and correction block 170 to correction circuitry 174, which develops sampling rate error and frequency error signals that are fed back to the numerically controlled oscillators 150, 160 (Fig. 13).

Referring to Fig. 15, corrected I and Q data output from channel estimation and correction block 170 are provided to demapping circuitry 176. The current constellation and hierarchical constellation parameters, derived from the tps data, are also input on lines 178, 180. The resulting symbols are deinterleaved in symbol deinterleaver 182, utilizing a 1512 x 13 memory store. One bit of each cell in the memory store is used to flag carriers having insufficient signal strength for reliable channel correction. Bit deinterleaver 184 then provides deinterleaved I and Q data to a Viterbi Decoder 186, which discards the flagged carriers, so that unreliable carriers do not influence traceback metrics. A Forney deinterleaver 188 accepts the output of the Viterbi Decoder 186 and is coupled to a Reed-Solomon decoder 190. The forward error correction provided by the Viterbi and Reed-Solomon decoders is relied upon to recover lost data in the case of flagged carriers.

Referring to Fig. 16, in the presently preferred embodiment a mean value is calculated in block 192 for uncorrected carriers with reference to the previous symbol. Data carriers whose interpolated channel response falls below some fraction, preferably 0.2, of this mean will be marked with a bad_carrier flag 194. The bad_carrier flag 194

10

15

20

25

30

35

is carried through the demapping circuitry 176, symbol deinterleaver 182, and bit deinterleaver 184, to the Viterbi Decoder 186 where it is used to discard data relating to the unreliable carriers. The parameters used to set the bad_carrier flag 194 can be varied by the microprocessor interface 142.

An output interface 196 produces an output which can be an MPEG-2 transport stream. The symbol deinterleaver 182, and the bit deinterleaver 184 are conventional. The Viterbi decoder 186, Forney deinterleaver 188, Reed-Solomon decoder 190, and the output interface 196 are conventional. They can be the components disclosed in copending Application No. 638,273, entitled "An Error Detection and Correction System for a Stream of Encoded Data", filed April 26, 1996, Application No. 480,976, entitled "Signal Processing System", filed June 7, 1995, and Application No. 481,107, entitled "Signal Processing Apparatus and Method", filed June 7, 1995, all of which are commonly assigned herewith, and are incorporated herein by reference. The operation of the multicarrier digital receiver 126 (Fig. 12) is controlled by a system controller 198.

Optionally the hierarchical constellation parameters can be programmed to speed up channel acquisition, rather than derived from the tps data.

The input and output signals and the register map of the multicarrier digital receiver 126 are described in tables 4, and 5 respectively.

Automatic Gain Control

The purpose of the AGC circuit 148 (Fig. 13) is to generate a control signal to vary the gain of the COFDM input signal to the device before it is analog-to-digital converted. As shown in greater detail in Fig. 17, a Sigma-Delta modulator 200 is used to provide a signal which can be used as a gain control to a tuner, once it has been low-pass filtered by an external R-C network.

The magnitude of the control voltage signal 202 is given by:

where

error =
$$K(|data| - mean)$$
 (24)

where K is a constant (normally K<<1) which determines the gain in the AGC control loop. The mean value can be determined from the statistics of Gaussian noise, which is a close approximation to the properties of the COFDM input signal, where the input data is scaled to +/-1. The control voltage signal 202 is set back to its initial value when the signal resync 204 is set low, indicating a channel change or some other event requiring resynchronization.

The input and output signals and the registers for the microprocessor interface 142 of the AGC circuit 148 are described in tables 6, 7, and 8 respectively.

IO Demodulator

5

10

15

20

25

30

The function of the IQ demodulator 144 (Fig. 13) is to recover in-phase and quadrature components of the received sampled data. It is shown in further detail in Fig. 18.

The numerically controlled oscillator 150 generates in-phase and quadrature sinusoids at a rate of (32/7) MHz, which are multiplied with data samples in multipliers 206. The address generator 208 advances the phase linearly. The frequency error input 210 increments or decrements the phase advance value. The samples are multiplied with the sinusoids in the multipliers 206using 10 bit x 10 bit multiply operations. In one embodiment the IQ demodulator 144 is operated at 20 MHZ and then retimed to 40MHz in retiming block 212. In a preferred embodiment the IQ demodulator 144 is operated at 40MHz, in which case the retiming block 212 is omitted.

Sinusoids are generated by the address generator 208 on lines 214, 216. The phase value is employed as an address into a lookup table ROM 218. Only quarter cycles are stored in the lookup table ROM 218 to save area. Full cycles can be generated from the stored quarter cycles by manipulating the data from the ROM 218 and inverting the data in the case of negative cycles. Two values are read from the lookup table ROM 218 for every input sample -- a cosine and a sine, which differ in phase by 90 degrees.

The input and output signals of the IQ demodulator 144 are described in tables 9 and 10 respectively.

Low Pass Filter

The purpose of the low pass filters 156 (Fig. 13) is to remove aliased frequencies after IQ demodulation - frequencies above the 32/7 MHz second IF are suppressed by 40dB. I and Q data are filtered separately. The output data is decimated to 10 megasamples per second ("Msps") because the filter removes any frequencies above 1/4 of the original 20 Msps sampling rate. The filter is constructed with approximately 60 taps which are symmetrical about the center, allowing the filter structure to be optimized to reduce the number of multipliers 220. Fig. 19 is a block diagram of one of the low pass filters 156, the other being identical. Fig. 19 shows a representative symmetrical tap 222, and a center tap 224. The required filter response of the low pass filters 156 is shown in Fig. 20.

The input and output signals of the low pass filters 156 are described in tables 11 and 12 respectively.

35 Resampling

Referring to Fig. 13, the purpose of resampling is to reduce the 10 Msps data stream output from the low pass filters 156 down to a rate of (64/7) Msps, which is the

10

15

20

25

30

35

nominal sample rate of the terrestrial digital video broadcasting ("DVB-T") modulator at the transmitter.

Resampling is accomplished in the sinc interpolator 158, and the numerically controlled oscillator 160. The latter generates a nominal 64/7 MHZ signal. The resampling circuitry is shown in further detail in Fig. 21. The numerically controlled oscillator 160 generates a valid pulse on line 226 and a signal 228 representing the interpolation distance for each 40MHz clock cycle in which a 64/7MHz sample should be produced. The interpolation distance is used to select the appropriate set of interpolating filter coefficients which are stored in coefficient ROMs 230. It should be noted that only the sinc interpolator for I data is illustrated in Fig. 21. The structures for Q data are identical.

Fig. 22 illustrates the generation of the interpolation distance and the valid pulse. Nominally T_s = 1/10 Msps, and T = 1/ (64/7) Msps. The sinc interpolation circuit disclosed in our noted Application No. 08/638,273 is suitable, with appropriate adjustment of the operating frequencies.

The input and output signals of the sinc interpolator 158 and the numerically controlled oscillator 160 are described in tables 13 and 14 respectively.

FFT Window

As has been explained in detail above, the function of the FFT Window function is to locate the "active interval" of the COFDM symbol, as distinct from the "guard interval". This function is referred to herein for convenience as "FFT Window". In this embodiment the active interval contains the time domain representation of the 2048 carriers which will be recovered by the FFT itself.

The FFT window operates in two modes; Acquisition and Tracking. In Acquisition mode the entire incoming sample stream is searched for the guard interval/active interval boundary. This is indicated when the F-ratio reaches a peak, as discussed above. Once this boundary has been located, window timing is triggered and the incoming sample stream is searched again for the next guard interval/active interval boundary. When this has been located the length of the guard interval is known and the expected position of the next guard/active boundary can be predicted. The FFT window function then switches to tracking mode.

This embodiment is similar to the fourth alternate embodiment discussed above in respect of the tracking mode. In tracking mode only a small section of the incoming sample stream around the point where the guard/active boundary is expected to be is searched. The position of the active interval drifts slightly in response to IF frequency and sampling rate offsets in the front-end before the FFT is calculated. This drift is

10

15

20

25

30

35

tracked and FFT window timing corrected, the corrections being inserted only during the quard interval.

It will be appreciated by those skilled in the art that in a practical single chip implementation as is disclosed herein, memory is an expensive resource in terms of chip area, and therefore must be minimized. Referring to Fig. 23, during Acquisition mode the FFT calculation process is not active so hardware can be shared between the FFT Window and the FFT calculation, most notably a 1024x22 RAM 232 used as a FIFO by the FFT Window, and selected for receipt of FFT data on line 234 by a multiplexer 236. Once in Tracking mode the FFT calculation process is active so that other control loops to recover sampling rate and frequency which depend on FFT data (e.g. pilots in the COFDM symbol) can initialize. Therefore tracking mode requires a dedicated tracking FIFO 238, which is selected by a multiplexer 240.

The input and output signals, and signals relating to the microprocessor interface 142 of the FFT Window circuitry shown in Fig. 23 are described in tables 15, 16, and 17 respectively.

In one embodiment a threshold level, set from statistical considerations, is applied to the F-ratio signal (see Fig. 7) to detect the negative and positive spikes which occur at the start and end of the guard interval respectively. The distance between the spikes is used to estimate the guard interval size. Repeated detection of the positive spikes is used to confirm correct synchronization. However with this method under noisy conditions the F-ratio signal becomes noisy and the spikes are not always reliably detectable.

In another embodiment peak detection is used to find the spikes in the F-ratios. It has been found that a fixed threshold is reliable only at or exceeding about a carrier-to-noise ("C/N") ratio of 12 dB. Peak detection is generally more sensitive and more specific, with generally reliable operation generally at 6 - 7 dB. The maxima should occur at the end of the guard interval. The difference in time between the two maxima is checked against the possible guard interval sizes. With an allowance for noise, the difference in time indicates the most likely guard interval size and the maxima themselves provide a good indication of the start of the active part of the symbol.

Preferably this process is iterated for several symbols to confirm detection, and is expected to improve performance when the C/N ratio is low.

The data stream is passed to accumulators 242, 244, each holding 64 moduli. Conversion to logarithms and subtraction of the logarithms is performed in block 246. The peaks are detected in peak detector block 248. Averaging of the symbol peaks is performed in block 250.

In noisy conditions, the maxima may be due to noise giving possibly inaccurate indications of the guard interval length and the start of the active symbol. The general strategy to cope with this is to perform a limited number of retries.

Currently, calculation of the F-ratio is done "on the fly" i.e. only once at each point. The variance estimates are calculated from 64 values only. Under noisy conditions, the variance estimates become very noisy and the spikes can become obscured. In an optional variation this problem is solved by obtaining more values for the variance estimate, by storing the variance estimate during acquisition for each of the possible T+G_{max} points in the storage block 256. The variance estimates themselves may be formed by accumulating variances for each point, and then filtering in time over a number of symbols. A moving average filter or an infinite impulse response ("IIR") filter is suitable. A moving run of symbols, preferably between 16 and 32, are integrated in block 252, which increases the reliability of peak detection under noisy conditions. The storage block 256 holding the integrated F-ratio values is searched to find the maximum value. This is of length $T+G_{max}$, where G_{max} is the maximum guard interval size, T/4. Preferably the memory for storage block 256 is dynamically allocated, depending on whether acquisition mode or tracking mode is operative. Any unused memory is released to other processes. Similarly in tracking mode the integrated data stream is stored in tracking integration buffer 254.

This method has been tested with up to 4 symbols, without an IIR filter, and it has been found that the spikes can be recovered. However this approach does require increased memory.

FFT Processor

The discrete Fourier transform ("DFT") has the well known formula

25

30

20

5

10

15

$$x(k) = \frac{1}{L} \sum_{n=0}^{L-1} x(n) W^{nk}$$
 $k = 0,1,...,N-1$ (25)

where N = the number of points in the DFT;

x(k) = the kth output in the frequency domain;

x(n) = the nth input in the time domain

and

$$W_L^{nk} = e^{-j(2\pi nk/L)}$$
(26)

W is also known as a "twiddle factor".

For N > 1000 the DFT imposes a heavy computational burden and becomes impractical. Instead the continuous Fourier transform is used, given by

10

15

20

25

30

35

$$x(t) = \int_{t=-\infty}^{t=+\infty} x(t)e^{-j\omega t} dt$$
 (27)

The continuous Fourier transform, when computed according to the well known FFT algorithm, breaks the original N-point sequence into two shorter sequences. In the present invention the FFT is implemented using the basic butterfly unit 258 as shown in Fig. 24. The outputs C and D represent equations of the form C = A + B, and $D = (A - B)W^k$. The butterfly unit 258 exploits the fact that the powers of W are really just complex additions or subtractions.

A real-time FFT processor, realized as the FFT calculation circuitry 168 (Fig. 14) is a key component in the implementation of the multicarrier digital receiver 126 (Fig. 12). Known 8K pipeline FFT chips have been implemented with 1.5M transistors, requiring an area of 100 mm² in 0.5µ technology, based on the architecture of Bi and Jones. Even using a memory implementation with 3-transistor digital delay line techniques, over 1M transistors are needed. This has been further reduced with alternative architecture to 0.6M, as reported in the document *A New Approach to Pipeline FFT Processor*. Shousheng He and Mats Torkelson, Teracom Svensk RundRadio. DTTV-SA 180, TM 1547. This document proposes a hardware-oriented radix-2² algorithm, having radix-4 multiplicative complexity. However the requirements of the FFT computation in the present invention require the implementation of a radix 2²+2 FFT processor.

Referring to Fig. 25 and Fig. 26 the butterfly structures BF2I 260 and BF2II 262, known from the noted Torkelson publication, are shown. The butterfly structure BF2II 262 differs from the butterfly structure BF2I 260 in that it has logic 264 and has a crossover 266 for crossing the real and imaginary inputs to facilitate multiplication by -j.

Fig. 27 illustrates the retimed architecture of a radix $2^2 + 2$ FFT processor 268 in accordance with the invention, which is fully pipelined, and comprises a plurality of stages, stage-0 270 through stage-6 272. Except for stage-0 270, the stages each comprise one butterfly structure BF2I 260 and one butterfly structure BF2II 262, and storage RAMS 274, 276 associated therewith. stage-0 270 only has a single butterfly structure BF2I 260. This architecture performs a straight-forward 32-point FFT. stage-6 272 has control logic associated therewith, including demultiplexer 278 and multiplexer 280, allowing stage-6 272 to be bypassed, thus providing a 2K implementation of the FFT. Counters 282 configure the butterfly structures BF2I 260 and BF2II 262 to select one of the two possible diagonal computations, during which data is being simultaneously written to and read from the storage RAMS 274, 276.

10

- 15

20

25

30

35

Fig. 28 illustrates a 32 point flow graph of the FFT processor 268 using radix 2^2+2 pipeline architecture. Computations are performed using eight 4-point FFTs and four 8-point FFTs. These are decomposed in turn into two 4-point FFTs and four 2-point FFTs.

Fig. 29 illustrates the retimed architecture of a configurable 2K/8K radix 2^2+2 single path, delay feedback pipelined FFT processor 284, in which like elements in Fig. 27 are given the same reference numerals. The stages have a plurality of pipeline registers 286 which are required for proper timing of the butterfly structures BF2I 260 and BF2II 262 in the various stages. As can be seen, the addition of each pipelined stage multiplies the range of the FFT by a factor of 4. There are 6 complex multipliers 288, 290, 292, 294, 296, 298 which operate in parallel. This processor computes one pair of I/Q data points every four fast clock cycles, which is equivalent to the sample rate clock. Using 0.35µm technology the worst case throughput is 140µs for the 2K mode of operation, and 550µs for the 8K mode, exceeding the requirements of the ETS 300 744 telecommunications standard. Data enters the pipeline from the left side of Fig. 29, and emerges on the right. The intermediate storage requirements are 2K/8K for I data and 2K/8K for Q data, and is mode dependent. In practice the radix-4 stage is implemented as a cascade of two adapted radix-2 stages that exploit the radix-4 algorithms to reduce the number of required complex multipliers.

Fig. 30 is a schematic of one embodiment of the multipliers 288, 290, 292, 294, 296, 298 for performing the complex multiplication C = A x B, where A is data, and B is a coefficient. Because the FFT processor 284 has 6 complex multipliers, each requiring 3 hardware multipliers 300, a total of 18 hardware multipliers 300 would be required. It is preferable to use the embodiment of Fig. 31 in which some of the hardware multipliers 300 are replaced by multiplexers 302, 304.

Turning again to Fig. 29 there are a plurality of RAMS 306, 308, 310, 312, 314, 316 which are preferably realized as ROMs and contain lookup tables containing complex coefficients comprising cosines for the multipliers 288, 290, 292, 294, 296, 298 respectively. It has been discovered that by addressing the RAMS 306, 308, 310, 312, 314, 316 according to a particular addressing scheme, the size of these RAMS can be markedly reduced. The tradeoff between the complexity of the addressing circuitry and the reduction in RAM size becomes favorable beginning at stage-3 318. Referring again to Fig. 28 there are two columns 320, 322. Column 320 holds values W² - W¹⁴, followed by W¹ - W⁷, and then W³ - W²¹. These coefficients are stored in the RAM 308, required by the particular multiplier 290. Column 322 contains values W⁸, W⁴, W¹², which repeat 3 times. Note further that between the values W⁸, W⁴, and W⁴, W¹² are connections 324, 326 to the preceding butterfly unit located in column 328. In practice the connections 324, 326 are implemented as multiplications by W⁰. In moving from multiplier to

10

15

20

25

30

35

multiplier toward the left in Fig. 29, the lookup table space is multiplied by a power of 4 at each stage. In Fig. 32 table 330, the lookup table for multiplier M³ contains 512 entries. It can be deduced by extrapolation that multiplier M⁵ must contain 8192 twiddle factors, and corresponds to the size of the FFT being performed by the FFT processor 284 (Fig. 29).

Before examining the look-up table space in more detail it is helpful to consider the plurality of horizontal lines 332. Moving downward from the top of Fig. 28, the line beginning at x(3) extends to W^8 , which is the first twiddle factor required, and is at the third effective step in the flow diagram. Figs. 33 and 32 show the organization of the twiddle factors for each of the multipliers, wherein the terminology M_k represents the multiplier associated with the kth stage. Thus table 334 relates to multiplier M_0 . The notation for the W values (twiddle factors) is shown in box 336. The subscript "B" at the bottom right represents a time stamp, that is an order dependency in which the twiddle factors are required by the pipeline. The superscript "A" represents the address of the twiddle factor in its lookup table. The superscript "N" is the index of the twiddle factor.

Thus in table 334 it may be seen that W⁰ is required at time 0, W¹ at time 1, and W⁰ is again required at time 2. Further inspection of the other tables in Figs. 33, 32 reveals that half of the entries in each table are redundant. The storage requirement for the lookup tables can be decreased by 50% by eliminating redundant entries. This has been accomplished by organizing the W values in ascending order by index, so that the values can be stored in memory in ascending order. Thus in the case of table 338 the index values range from 0 to 21, with gaps at 11, 13, 16, 17, 19, and 20.

The procedure for organizing the lookup table and the addressing scheme for accessing the twiddle factors is explained with reference to table 338, but is applicable to the other tables in Fig. 33. (1) Each row is assigned a line number as illustrated. (2) Each twiddle factor is assigned an order dependency which is noted in the lower right of its respective cell in table 338. (3) It is assumed that table 338 in its reduced form will contain only unique twiddle factors in ascending order by index within the memory address space. Consequently each twiddle factor is assigned a memory address as shown in the upper left of its respective cell.

During address generation, for line 3 of table 338 the address is simply held at 0. For line 1 the address is incremented by 1 to the end of the line. However lines 0 and 2 contain non-trivial address sequences. For line 0, looking at table 340, which contains 64 values, it will be observed that the address sequence changes according to the intervals 2,2,2,2, and then later 1,1,2,1,1,2... For line 2, the address first increments by 3, then by 2, and finally by 1. The locations at which the address increments change are

referred to herein as the "break-points". These values of the break points range between 0, corresponding to the first point in line 2, to the last position in the line.

By inspection it can be seen that the occurrence of the first break point changes from table to table following the recurrence relationship

5

$$B1_{M_N} = 4B1_{M_{N-1}}$$
 (28)

with the initial condition

$$B1_{M_0} = 1$$
 (29)

where M_N is the multiplier of the Nth stage of the FFT processor 284.

Expanding the recurrence relationship gives:

$$B1_{M_N} = (((4B1_{M_0} - 1)x4 - 1)x4 - 1) \dots$$
 (30)

15

$$B1_{M_N} = 4^N B1_{M_0} - 4^{N-3} - 4^{N-2} \dots - 4^0$$
 (31)

$$B1_{M_N} = 4^N B1_{M_N} - \sum_{n=0}^{N-1} 4^n$$
 (32)

20 Similarly the second break point B2 for line 2 is determined from the recurrence relation

$$B2_{M_N} = 4B2_{M_{N-1}} + 1 \tag{33}$$

with the initial condition

$$B2_{M_0} = 1 \tag{34}$$

or

$$B2_{M_N} = (((4B2_{M_0} + 1)x4 + 1)x4 + 1) \dots (35)$$

30

35

25

$$B2_{M_N} = \sum_{n=0}^{N} 4^n$$
 (36)

Break point B3 for line 0 at which the sequence changes from increments of 2,2,2,2 to the pattern 1,1,2,1,1,2... can be located by inspecting tables 338, 340, and 330. In table 338 the break point B3 occurs very late in the line, such that the second sequence only presents its first two elements. By examining the address locations in the larger noted tables, it can be deduced that the location of break point B3 is related to the number of entries in a particular table as

B3 =
$$\frac{K}{4}$$
 + 2 (37)

where K is the number of table entries. In the tables in Fig. 29 K = 8, 32, 128, 2048, 8192. Therefore, in terms of the N'th complex multiplier, break point B3 can be expressed as

$$B3_{M_N} = 2 \times 4^N + 2 \tag{38}$$

where $N \ge 0$.

5

10

15

20

25

30

35

Address generators 342, 344, 346, 348 are operative for the lookup tables in RAMS 310, 312, 314, 316. Silicon area savings for the smaller tables 308, 306 are too small to make this scheme worthwhile.

Fig. 34 schematically illustrates an address generator 342 for the above described address generation scheme, and is specific for the table 340 and multiplier M_2 . 128 possible input states are accepted in lines in_Addr 350, and a multiplexer 352 selects the two most significant bits to decode 1 of 4 values. The output of the multiplexer 352 relates to the line number of the input state. Actually the output is the address increment applicable to the line number of the input state, and is used to control a counter 354 whose incremental address changes according to value on line 356. Thus, the increment for line 3 of table 340 is provided to the multiplexer 352 on line 358, and has a value of zero, as was explained above. Similarly the increment for line 1 of table 340 is provided to the multiplexer 352 on line 3 value of 1.

The situations of line 0 and line 2 are more complicated. For line 0 the output of decoding logic 362 is provided by multiplexer 364, and has either an incremental value of 2, or the output of multiplexer 366. The latter could be either 1 or 2, depending on the state of a two bit counter 368, which feeds back a value of 0 or 1 as signal count 370.

Decoding logic 372 decodes the states for line 2 of table 340. The relationship of the current input state to the two break points of line 2 are tested by comparators 374, 376. The break point is actually set one sample earlier than the comparator output to allow for retiming. The outputs of the comparators 374, 376 are selectors for the multiplexers 378, 380 respectively.

The current address, held in accumulator 382 is incremented by the output of the multiplexer 352 by the adder 384. A simple logic circuit 386 resets the outgoing address, which is contained in register ACC 388, by asserting the signal rst 390 upon completion of each line of table 340. This insures that at the start of the next line the address points to twiddle factor W⁰. The new address is output on the 6 bit bus out_Address 392, which is one bit smaller than the input in_Addr 350.

10

15

20

25

30

35

Fig. 35 is a generalization of address generator 342 (Fig. 34), in which the incoming address has a path of B bits. Like elements in Figs. 34 and 35 are given the same reference numerals. The structure of address generator 394 is similar to that of the address generator 342, except now the various lines of the input in_addr 396 and the output out_addr[B-2:0] 398 are denoted in terms of B. Thus the multiplexer 352 in Fig. 35 is selected by input in_addr [B-1:B-2] 400 . Similarly one of the inputs of comparator 374 and of comparator 376 is in_addr [B-3:0] 402. Out_addr[B-2:0] 398 forms the output. The advantage of this structure is a reduction in the size of the lookup table RAM of 50%.

The FFT calculation circuitry 168 (Fig. 14) is disclosed in Verilog code listings 1 - 17. The Verilog code for the address generator 394 is generic, enabling any power-of-four table to be implemented.

Channel Estimation and Correction

The function of the Channel estimation and correction circuitry shown in channel estimation and correction block 170 (Fig. 14) is to estimate the frequency response of the channel based on the received values of the continuous and scattered pilots specified in the ETS 300 744 telecommunications standard, and generate compensation coefficients which correct for the channel effects and thus reconstruct the transmitted spectrum. A more detailed block diagram of the channel estimation and correction block 170 is shown in Fig. 16.

In acquisition mode, the channel estimation and correction block 170 needs to locate the pilots before any channel estimation can take place. The circuitry performs a convolution across the 2048 carriers to locate the positions of the scattered pilots, which are always evenly spaced, 12 carriers apart. Having found the scattered pilots, the continual pilots can be located; once this is done the exact position of the 1705 active carriers within the 2048 outputs of the FFT calculation circuitry 168 (Fig. 14) is known. A timing generator 404 within the block can then be initialized, which then generates reference timing pulses to locate pilots for channel estimation calculation and for use in other functions of the demodulator as well.

Channel estimation is performed by using the evenly spaced scattered pilots, and then interpolating between them to generate the frequency response of the channel. The received carriers (pilots and data) are complex divided by the interpolated channel response to produced a corrected spectrum. A complete symbol is held in a buffer 406. This corrects for the bit-reversed order of the data received from the FFT calculation circuitry 168. It should be noted that raw, uncorrected data is required by the frequency and sampling rate error circuitry.

The task of synchronizing to the OFDM symbol in the frequency domain data received from the FFT calculation circuitry 168 (Fig. 14) begins with the localization of the scattered and continual pilots, which occurs in pilot locate block 408. Scattered pilots, which according to the ETS 300 744 telecommunications standard, occur every 12 data samples, offset by 3 samples with respect to the start of the frame in each succeeding frame. As the power of the pilot carriers is 4/3 the maximum power of any data carrier, a succession of correlations are performed using sets of carriers spaced at intervals of 12. One of the 12 possible sets is correlates highly with the boosted pilot carrier power.

A first embodiment of the pilot search procedure is now disclosed with reference

15

10

5

.

25

20

30

35

to Figs. 36 and 16. It should be noted that the scattered pilot search procedure is done on the fly, and storage is only required in so far as is necessary to perform the subsequent step of continual pilot location discussed below. At step 410, after the assertion of the signal resync 204, generally occurring after a channel change or on power up, the signal pilot_lock 412 is set low. Then, at step 414 the process awaits the first symbol pulse from the FFT calculation circuitry 168 (Fig. 14) on line 416 indicating the start of the first symbol. The first symbol is received and stored. In one embodiment of the pilot search procedure each point from 0 to 2047 is read in turn, accumulating each value (|I| + |Q|) in one of 12 accumulators (not shown). The accumulators are selected in turn in a cycle of 12, thus convolving possible scattered pilot positions. Two well known peak trackers indicate the accumulator with highest value (Peak1) and the accumulator having the second highest value (Peak2). The accumulator having the highest value corresponds to the scattered pilot orientation. The second highest value is tracked so that the difference between the highest peak and the second highest peak can be used as a "quality" measure. At decision step 418, if the two peaks are not far enough apart, a test for completion of a full range frequency sweep is made at decision step 420. If the test fails, failure of the scattered pilot search is reported at step 422. Otherwise, at step 424 the IQ Demodulator LO frequency is incremented by +1/8 carrier spacing by incrementing the magnitude of the control signal freq_sweep 426. Then the search for scattered pilots is repeated after delaying 3 symbols at step 428 to allow time for the effect of the change to propagate through the FFT calculation circuitry 168 and buffers. The peak difference threshold can be altered by the control microprocessor via the microprocessor interface 142 and block 430.

In a variation of the first embodiment there is only a single peak tracker which indicates the accumulator with highest value, which corresponds to the scattered pilot orientation. The true scattered pilot orientation thus found is one of 12 possible orientations.

If the test at decision step 418 is successful, the search for continual pilots is begun at step 432 by establishing an initial pilot offset from the 0 location in the RAM, storing the FFT data, according to the formula

pilot offset = (accumulator # mod 3) (39)

10

15

20

25

30

35

5

Thus, if the scattered pilot peak is in accumulator 0, 3, 6 or 9 the pilot offset is 0. If the scattered pilot peak is in accumulator 1, 4, 7, or 10 then pilot offset is 1, etc. Then 45 carrier positions expected for continual pilots are read, adding the pilot offset value to the address, and accumulating (|I| + |q|) values. This procedure is repeated until first 115 continual pilot start positions have been searched. From the ETS 300 744 telecommunications standard the number of possible first carrier positions among the active carriers lying in a contiguous block between carrier 0 and carrier 2047 is easily calculated as $(2048-1705) / 3 \approx 115$, as explained below. It is thus guaranteed that the active interval begins within the first (2048-1705) carrier positions. The carrier corresponding to the peak value stored is the first active carrier in the symbol.

Upon completion of the continual pilot search, at step 434 the timing generator 404 is reset to synchronize to the first active carrier and scattered pilot phase. The signal pilot_lock 412 is then set high at step 436, indicating that the pilots have been located successfully, then at step 436 the timing generator 404 is reset to synchronize to the first active carrier and scattered pilot phase.

In a tracking mode of operation, shown as step 438, the scattered pilot search is repeated periodically, and evaluated at decision step 440. This can be done at each symbol, or less frequently, depending upon propagation conditions. The predicted movement of the scattered pilot correlation peak is reflected by appropriate timing in the timing generator 404, and can be used as a test that timing has remained synchronized. Failure of the test at decision step 440 is reported at step 442, and the signal pilot_lock 412 is set low.

A second embodiment of the pilot search procedure is now disclosed with reference to Figs. 16 and 37. At step 444 the assertion of the signal resync 204, generally occurring after a channel change or on power up, the signal pilot_lock 412 is set low. Then, at step 446 a symbol is accepted for evaluation. A search for scattered pilots, conducted according to any of the procedures explained above, is performed at step 448. Then a search for continual pilots is performed as described above at step 450. At decision step 452 it is determined whether two symbols have been processed. If the test fails, control returns to step 446 and another symbol is processed. If the test succeeds at step 454 another test is made for consistency in the positions of the scattered and continual pilots in the two symbols. If the test at step 454 fails, then the

10

15

20

25

30

35

procedure beginning with decision step 420 is performed in the same manner as previously described with reference to Fig. 36. If the test at step 454 succeeds at step 456 the timing generator 404 is reset to synchronize to the first active carrier and scattered pilot phase. The signal pilot_lock 412 is then set high at step 458, indicating that the pilots have been located successfully.

In a tracking mode of operation, shown as step 460, the scattered pilot search is repeated periodically, and evaluated at decision step 462. This can be done at each cycle of operation, or less frequently, depending upon propagation conditions. The predicted movement of the scattered pilot correlation peak is reflected by appropriate timing in the timing generator 404, and can be used as a test that timing has remained synchronized. Failure of the test at decision step 462 is reported at step 464, and the signal pilot_lock 412 is set low.

It will be appreciated that after the scattered pilots have been located, the task of locating the continual pilots is simplified considerably. As the continual pilots are inserted at a known sequence of positions, the first of which is offset by a multiple of 3 positions with respect to start of the frame, as specified by the ETS 300 744 telecommunications standard. Two of three possible location sets in the data space can therefore be immediately excluded, and it is only necessary to search the third set. Accordingly the continual pilot search is repeated, each iteration beginning at a location 3 carriers higher. New accumulated values and the current start location are stored if they are larger than the previous accumulated value. This is repeated until all continual pilot start positions have been searched. The carrier corresponding to the largest peak value stored will be the first active carrier in the symbol. It is unnecessary to evaluate the "quality" of the continual pilot correlation peak. The scattered pilot search represents a correlation of 142 samples, and has higher noise immunity that of the search for 45 continual pilots. The continual pilot search is almost certain to be succeed if scattered pilot search completed successfully.

The above sequences locate scattered pilot positions within 1/4 symbol period, assuming accumulation at 40MHz, and locate continual pilots in less than 1 symbol period (45 x 115 clock cycles assuming 40MHz operation).

The I and Q data is provided to the pilot locate block 408 by the FFT calculation circuitry 168 (Fig. 14) in bit-reversed order on line 416. This complicates the problem of utilizing a minimum amount of RAM while computing the correlations during pilot localization. Incoming addresses are therefore bit reversed, and computed modulo 12 in order to determine which of 12 possible bins is to store the data. In order to avoid the square root function needed to approximate the carrier amplitude, the absolute values of the data are summed instead as a practical approximation. The scattered pilots are

determined "on the fly". The continual pilots are located on frames which succeed the frames in which the scattered pilots were located.

The operation of the timing generator 404 is now disclosed in further detail. The addressing sequence for the RAM buffer 406 is synchronized by a symbol pulse from the FFT calculation circuitry 168 (Fig. 14). The FFT calculation process runs continuously once the first symbol from has been received following FFT Window acquisition. Addressing alternates between bit-reversed and linear addressing for successive symbols. The timing generator 404 also generates all read-write timing pulses.

Signals u_symbol 466 and c_symbol 468 are symbol timing pulses indicating the start of a new uncorrected symbol or corrected symbol. The signal u_symbol 466 is delayed by latency of the interpolating filter 470 and the complex multiplier 472, which are synchronized to RAM Address Sequence Timing.

For carrier timing the signals c_carrier0 474, pilot timing signals us_pilot(+) 476, uc_pilot(+) 478, c_tps_pilot(*) 480 and odd_symbol pulse 482 are referenced to a common start pulse sequence. A base timing counter (not shown) is synchronized by the pilot locate sync timing pulse 484, and is therefore offset from symbol timing. Pilot timing outputs are also synchronized to uncorrected symbol output from the buffer 406 or the corrected symbol output delayed by the interpolating filter 470 and the complex multiplier 472. On assertion of the signal resync 204 all timing output is set to inactive states until the first symbol is received. Let the transmitted pilot at carrier k be P_k and the received pilot be P'_k.

$$P_{k}^{\prime} = H_{k} \cdot W_{k} \cdot P_{k} \tag{40}$$

where P_k is described below, and

25

5

10

15

20

$$P'_{k} = I_{k} + jQ_{k}$$
 (41)

where k indexes pilot carriers, H_k is the channel response and w_k is the reference sequence. We interpolate H_k to generate compensation values for the received data carriers, D'_k :

$$D_{k}' = I_{k} + jQ_{k} \tag{42}$$

$$D_k = \frac{D_k'}{H_k} \tag{43}$$

35

30

where k indexes data carriers. Received pilots can be demodulated using a locally generated reference sequence and are then passed to the interpolating filter.

10

15

20

25

30

35

The interpolating filter 470, realized in this embodiment with 6 taps and 12 coefficients, is utilized to estimate the portion of the channel between the scattered pilots. As explained above pilots are transmitted at known power levels relative to the data carriers and are modulated by a known reference sequence according to the ETS 300 744 telecommunications standard. The transmitted pilot carrier amplitudes are ± 4/3 of nominal data carrier power (+4/3 for reference bit of 1, -4/3 for the reference bit of 0; quadrature component = 0 in both cases). Interpolation coefficients are selected from the 0-11 cyclic count in the timing generator 404 synchronized to data availability. Appropriate correction factors may be selected for data points to provide on-the-fly correction. The coefficients vary depending on scattered pilot phase. Since the positions of reference pilots vary, therefore coefficients to compensate a given data carrier also vary.

The input and output signals, and signals relating to the microprocessor interface 142 of the channel estimation and correction block 170 are described in tables 18, 19 and 20 respectively. The circuitry of the channel estimation and correction block 170 is disclosed in Verilog code listings 18 and 19.

TPS Sequence Extract

The tps sequence extract block 172 (Fig. 14), although set out as a separate block for clarity of presentation, is in actuality partially included in the channel estimation and correction block 170. It recovers the 68-bit TPS data carried in a 68-symbol OFDM frame, and is shown in further detail in Fig. 38. Each bit is repeated on 17 differential binary phase shift keyed ("DBPSK") modulated carriers, the tps pilots, within a COFDM symbol to provide a highly robust transport channel. The 68-bit tps sequence includes 14 parity bits generated by a BCH code, which is specified in the ETS 300 744 telecommunications standard. Of course appropriate modifications can be made by those skilled in the art for other standards having different BCH encoding, and for modes other than 2K mode.

A clipper 486 clips incoming corrected spectrum data to ±1. The sign bit can be optionally evaluated to obtain the clipped result. In comparison block 488 clipped received tps pilot symbols are compared against a reference sequence input. In the described embodiment a value of 0 in the reference sequence matches -1 in the pilot, and a value of 1 in the reference sequence matches +1 in the pilot. Majority vote comparisons are used to provide an overall +1 or -1 result. A result of +1 implies the same modulation as the reference sequence, and a result of -1 implies inverse modulation.

The DBPSK demodulator 490 converts the +/-1 sequence from the majority vote form to a binary form. The sequence converts to a value of 0 if the modulation in current

10

15

20

25

and previous symbols was the same, and to 1 if modulation between successive symbols is inverted.

From an uninitialized condition a search for either of two sync words in 68-bit tps sequence (4×68 -bit = 1 superframe) is conducted in the frame synchronizer block 492. The synchronization words of a superframe are as follows:

0011010111101110

sync word for frames 1 and 3

1100101000010001

sync word for frames 2 and 4

Having acquired either sync word, a search for the other is conducted in the appropriate position in the next OFDM frame. On finding the second sync word synchronization is declared by raising the signal tps_sync 494. Data is then passed to the BCH decoder 496, which operates on 14 parity bits at the end of an OFDM frame against received data in the frame. Errors are corrected as necessary.

Decoded data is provided to output store block 498, which stores tps data that is found in a full OFDM frame. The output store block 498 is updated only at the end of an OFDM frame. Only 30 bits of interest are made available. Presently some of these bits are reserved for future use. The length indicator is not retained.

The BCH decoder 496 has been implemented in a manner that avoids the necessity of performing the Berlekamp Algorithm and Chien Search which are conventional in BCH decoding. The Galois Field Multiplier used in the BCH decoder 496 is an improvement of the Galois Field Multiplier which is disclosed in our copending U.S. Application No. 08/801,544.

The particular BCH code protecting the tps sequence is specified in the ETS 300 744 telecommunications standard as BCH (67,53,t=2), having a code generator polynomial

$$h(x) = x^{14} + x^{9} + x^{8} + x^{6} + x^{5} + x^{4} + x^{2} + x + 1$$
 (44)

or equivalently

$$h(x) = (x^7 + x^3 + 1) (x^7 + x^3 + x^2 + x + 1)$$
 (45)

The left factor is used to generate the Galois Field which is needed for error detection. Referring to Fig. 39, this is calculated in syndrome calculation block 500 which can be implemented using a conventional feedback shift register to generate the α values. The first three syndromes are then computed by dividing the received signal R(x) by the values α¹, α², and α³, again using a conventional feedback shift register implementation, as is well known in the art of BCH decoding. It can be shown that the syndromes are

10

15

20

25

30

$$S_0 = (\alpha^1)^{e_0} + (\alpha^1)^{e_1}$$
 (46)

$$S_1 = (\alpha^2)^{e_0} + (\alpha^2)^{e_1}$$
 (47)

$$S_2 = (\alpha^3)^{e_0} + (\alpha^3)^{e_1}$$
 (48)

During the syndrome computation the syndromes are stored in storage registers R[2:0] 502.

In the event S_0 is 0, then it can be immediately concluded that there are no errors in the current tps sequence, and a signal is asserted on line 504 which is provided to error detect block 506, and the data of the received signal R(x) either output unchanged or toggled according to the output of the error detect block 506 on line 508. As explained below, if

$$S_1 \odot S_0 = S_2. \tag{49}$$

then exactly one error is present, a condition which is communicated to the error detect block 506 on line 510. Otherwise it is assumed that two errors are present. More than two errors cannot be detected in the present implementation.

In order to solve the system of three non-linear equations shown above, data flow from the registers R[2:0] 502 into search block 512 is enabled by a signal EOF 514, indicating the end of a frame. Three feedback shift registers 516, 518, 520 having respective Galois Field multipliers 522, 524, 526 for α^{-1} - α^{-3} in the feedback loop are initialized to 50H, 20H, and 3dH (wherein the notation "H" refers to hexadecimal numbers). The feedback shift registers 516, 518, 520 are clocked each time a new data bit is available. The syndromes and outputs of the feedback shift registers 516, 518, 520 are clocked into to a search module, which performs a search for the error positions using an iterative substitution search technique, which will now be described. The outputs of feedback shift registers 516, 518 are multiplied in a Galois Field Multiplier 528.

Considering the case of one error, S_0 is added, modulo 2, preferably using a network of XOR gates 530, to the output of the first feedback shift register 516 (α -gen₀). If the relationship

$$(S_0 + \alpha_{gen_0}) = 0 ag{50}$$

holds, it is concluded that there is an error in the present data bit. The bit being currently output from the frame store is toggled. The search is halted, and the data is output from the frame store.

Considering the case of two errors, if the following relationship holds, there is an error in the current bit being output from the frame store:

$$(S_0 + \alpha_{gen_0}) \odot (S_1 + \alpha_{gen_1}) = (S_2 + \alpha_{gen_2})$$
 (51)

It is now necessary to store the three terms calculated in the immediately preceding equation into the registers R[2:0] 502 which previously stored the syndromes S_0 - S_2 . This is represented by line 532.

The process continues, now looking for the second error, and reusing the data in registers R[2:0] 502, which now contains the syndromes as adjusted by the previous iteration. The adjusted syndromes are denoted $S_0' - S_2'$.

$$\dot{S}_0 = (S_0 + \alpha_{gen_0})$$
 ,etc. (52)

Now, if

$$(S_0' + \alpha_{qen_0}) = 0$$
 (53)

15

20

25

30

35

10

the second error has been found, and the bit being currently output from the frame store is toggled by XOR gate 534. If the search fails, more than two errors may be present and an error signal (not shown) is set.

the Galois Field Multiplier 528 is a clocked digital circuit and is disclosed with reference to Fig. 40. The tps data is received very slowly, relative to the other processes occurring in the multicarrier digital receiver 126. It is thus possible to execute the iterative substitution search slowly, and the Galois Field Multipliers are designed for minimum space utilization. They do not require alpha generators, but rely on small constant coefficient multipliers, with iterative feedback to produce the required alpha values. The arrangement takes advantage of the relationship in Galois Field arithmetic

$$\alpha^{n} = \alpha^{1} \cdot \alpha^{n-1} \tag{54}$$

After initialization by a signal init 536 which selects multiplexers 538, 540, the multiplicand A 542 is accumulated in register 544 and repeatedly multiplied by the value α^1 in multiplier 546. The output on line 548 is repeatedly ANDed bitwise with the multiplicand B held in a shift register 550. The output of the shift register is provided on a one bit line 552 to the gate 554. The output of the gate 554 is accumulated in register 556 using the adder 558.

The input and output signals and signals relating to the microprocessor interface 142 of the tps sequence extract block 172 are described in tables 21, 22, and 23. Circuitry of the tps sequence extract block 172 and the BCH decoder 496 is disclosed in Verilog code listings 20 and 21.

10

15

20

25

30

35

DMCDOCID- JAIO 081041049 1 -

Automatic Fine Frequency Control and Automatic Sampling Rate Control

A non ideal oscillator present in the transmission chain of an orthogonal frequency division multiplexed ("OFDM") signal affects all carriers in the OFDM symbols. The OFDM carriers adopt the same phase and frequency disturbances resulting from the noisy local oscillator. Variations in the frequency of the Local Oscillator lead to phase shifts, and consequent loss of orthogonality within the OFDM symbol. Therefore competent automatic frequency control is required in the receiver to track the frequency offsets relative to the transmitter in order to minimize these phase shifts and hence maintain orthogonality.

All the carriers within an OFDM symbol are equally affected by the phase shifts. This is similar to the common phase error caused by phase noise. The common phase error present on all carriers is used to generate an Automatic Frequency Control ("AFC") signal, which is completely in the digital domain, since I/Q demodulation is performed in the digital domain. The approach taken is the calculation of the common phase error for every OFDM symbol. This is achieved by using the reference pilots. The change in the common phase error is measured over time to detect a frequency offset and is used to derive the AFC control signal. The generic approach for the AFC control loop and the automatic sampling rate control loop disclosed below is illustrated in Fig. 41.

Automatic sampling rate control is required when the receiver's master clock is not aligned with that of the transmitter. The misalignment causes two problems: (1) the demodulating carriers have incorrect spacing; and (2) the interval of the FFT calculation is also wrong.

The effect of this timing error is to introduce a phase slope onto the demodulated OFDM data. This phase slope is proportional to the timing error. The phase slope can be determined by calculating the phase difference between successive OFDM symbols, using reference pilots, and estimating the slope of these phase differences. A least squares approach is used for line fitting. The ASC signal is low-pass filtered and fed back to the sinc interpolator 158 (Fig. 13).

The mean phase difference between the reference pilots in subsequent OFDM symbols is used to calculate the frequency deviation. Assuming that the frequency deviations of the local oscillator are constant, then the phase rotates with α , where $\alpha = 2\pi f_d m T_t$ rads. Here f_d is frequency deviation, m is the number of symbols between repetitions of identical pilot positions, and T_t is the period comprising the sum of the active interval and the guard interval. The AFC signal is generated over time by low pass filtering α . The value of the frequency deviation is then used to control the IQ demodulator 144 (Fig. 13).

10

15

20

30

35

The AFC and ASC control signals are effective only when a guard interval is passing indicated by the assertion of signal IQGI on line 154 (Fig. 13). This prevents a symbol from being processed under two different conditions.

The correction circuitry 174 (Fig. 14) is shown in greater detail in Fig. 42. Frequency error values output on line 560 are calculated by determining the average of the differences of phase values of corresponding pilots in a current symbol and the previous symbol. The resulting frequency error value is filtered in low pass filter 562 before being fed-back to the IQ demodulator 144 (Fig. 13). It is optional to also evaluate continual pilots in order to cope with larger frequency errors. Sampling rate error, output on line 564 is determined by looking at the phase difference between pilots in a symbol and the same pilots in a previous symbol. The differences vary across the symbol, giving a number of points through which a line can be fitted using the well known method of least squares regression. The slope of this line is indicative of the magnitude and direction of the sampling rate error. The sampling rate error derived in this way is filtered in low pass filter 566 before being fed back to the sinc interpolator 158 (Fig. 13).

A separate store 568 for the scattered pilots contained in 4 symbols is shared by the frequency error section 570 and the sampling rate error section 572. Direct comparison of scattered pilot symbols is thereby facilitated, since the scattered pilot phase repeats every four symbols. In an alternate embodiment where scattered pilots are used to provide control information, storage must be provided for four symbols. In the preferred embodiment, wherein control information is derived from continual pilots, storage for only one symbol is needed.

Recovery of the angle of rotation α from the I and Q data is accomplished in the phase extract block 574, where

$$\alpha = \tan^{-1}(Q/I)$$
 (55)

In the presently preferred embodiment, the computations are done at a resolution of 14 bits. The phase extract block 574 is illustrated in greater detail in Fig. 43. The quadrant of α is first determined in block 576. The special cases where I or Q have a zero magnitude or I = Q is dealt with by the assertion of signals on lines 578. If the magnitude of Q exceeds that of I, quotient inversion is accomplished in block 580, utilizing a control signal 582. A positive integer division operation is performed in division block 584. Although this operation requires 11 clock cycles, there is more than enough time allocated for phase extraction to afford it. The calculation of the arctangent of the quotient is accomplished by a pipelined, truncated iterative calculation in block 586 of the Taylor Series

10

15

20

25

$$tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \frac{x^9}{9} - \dots, |x| < 1$$
 (56)

Block 586 is shown in greater detail in the schematic of Fig. 44. The value x^2 is calculated once in block 588 and stored for use in subsequent iterations. Powers of x are then iteratively computed using feedback line 590 and a multiplier 592. The divisions are calculated using a constant multiplier 594 in which the coefficients are hardwired. The sum is accumulated using adder/subtractor 596. The entire computation requires 47 - 48 clock cycles at 40 MHz.

Turning again to Fig. 43, quadrant mapping, and the output of special cases is handled in block 598 under control of block 576. It may be noted that the square error of the result of the Taylor Expansion rises rapidly as α approaches 45 degrees, as shown in Fig. 45 and Fig. 46, which are plots of the square error at different values of α of the Taylor expansion to 32 and 31 terms respectively. The Taylor expansions to 31 and 32 terms are averaged, with the result that the square error drops dramatically, as shown in Fig. 47. A memory (not shown) for holding intermediate values for the averaging calculation is provided in block 598.

Constant Phase Error across all scattered Pilots is due to frequency offset at IQ Demodulator. Frequency Error can be defined as:

$$f_{err} = \frac{\alpha}{2\pi mT_t}$$
 (57)

where α , m and T_t have the same meanings as given above. α is determined by taking the average of the difference of phase values of corresponding pilots between the current symbol and a symbol delayed for m symbol periods. In the above equation, m = 1 in the case of continual pilots. This computation uses accumulation block 600 which accumulates the sum of the current symbol minus the symbol that preceded it by 4. Accumulation block 602 has an x multiplier, wherein x varies from 1 to a minimum of 142 (in 2K mode according to the ETS 300 744 telecommunications standard). The low pass filters 562, 566 can be implemented as moving average filters having 10 - 20 taps. The data available from the accumulation block 602 is the accumulated total of pilot phases each sampled m symbols apart. The frequency error can be calculated from

$$f_{err} = \frac{Acc\{new-old\}}{(N)(2)\pi mT_1}$$
 (58)

N=142 in the case of scattered pilots, and 45 for continual pilots, assuming 2K mode of operation according to the ETS 300 744 telecommunications standard. The

35

30

10

15

20

25

30

technique for determining sampling rate error is illustrated in Fig. 48, in which the phase differences of pilot carriers, computed from differences of every fourth symbol ($S_n - S_{n-1}$) are plotted against frequency of the carriers. The line of best fit 604 is indicated. A slope of 0 would indicate no sampling rate error.

Upon receipt of control signal 606 from the pilot locate block 408 (Fig. 14), a frequency sweep is initiated by block 608, which inserts an offset into the low-pass filtered frequency error output using adder 610. Similarly a frequency sweep is initiated by block 612, which inserts an offset into the low-pass filtered sampling rate error output using adder 614. The frequency sweeps are linear in increments of 1/8 of the carrier spacing steps, from 0 - 3.5kHz corresponding to control signal values of 0x0-0x7.

A preferred embodiment of the correction circuitry 174 (Fig. 14) is shown in greater detail in Fig. 49. Continual pilots rather than scattered pilots are held in a memory store 616 at a resolution of 14 bits. The generation of the multiplier x for the computation in the accumulation block 618 is more complicated, since in accordance with the noted ETS 300 744 telecommunications standard, the continual pilots are not evenly spaced as are the scattered pilots. However, it is now only necessary to evaluate 45 continual pilots (in 2K mode according to the ETS 300 744 telecommunications standard). In this embodiment only the continual pilots of one symbol need be stored in the store 616. Inclusion of the guard interval size, is necessary to calculate the total duration of the symbol T_t, is received from the FFT window circuitry (block 166, Fig. 14) on line 620.

The input and output signals and signals relating to the microprocessor interface 142 of the circuitry illustrated in Fig. 42 are described in tables 24, 25, 26, and Table 27 respectively. The circuitry is further disclosed in Verilog code listings 24 - 35.

Demapper

The demapping circuitry 176 (Fig. 15) is shown as a separate block for clarity, but in practice is integrated into the channel estimation and correction circuitry. It converts I and Q data, each at 12-bit resolution into a demapped 12-bit coded constellation format (3-bit I, I soft-bit, 3-bit Q, Q soft-bit). The coded constellation is illustrated in Fig. 50 and Fig. 51. For 64-QAM the 3 bits are used for the I and Q values, 2 bits for 16-QAM 2-bits and 1 bit for QPSK.

For example in Fig. 51 values of I= 6.2, Q= -3.7 would be demapped to: I-data = 001; I soft-bit=011; Q-data=101; Q soft-bit=101.

The input and output signals of the demapping circuitry 176 are described in tables 28 and 29 respectively.

35 Symbol Deinterleaver

The symbol deinterleaver 182 (Fig. 15) reverses the process of symbol interleaving of the transmitted signal. As shown in Fig. 52 the deinterleaver requires a 1512×13

10

15

20

. 25

30

35

memory store, indicated as block 622. The address generator 624 generates addresses to write in interleaved data and read out data in linear sequence. In practice the address generator 624 is realized as a read address generator and a separate write address generator. Reading and writing occur at different instantaneous rates in order to reduce the burstiness of the data flow. The address generator 624 is resynchronized for each new COFDM symbol by a symbol timing pulse 626. Carrier of index 0 is marked by carrier0 pulse 628. Addresses should be generated relative to the address in which this carrier is stored.

The input and output signals of the symbol deinterleaver 182 are described in tables 30 and 31 respectively. Circuitry of the symbol deinterleaver 182 is disclosed in Verilog code listing 22.

Bit Deinterleaver

Referring to Fig. 54, the bit deinterleaver 184 (Fig. 15) reverses the process of bitwise interleaving of the transmitted signal, and is shown further detail in Fig. 53. In soft encoding circuitry 630 input data is reformatted from the coded constellation format to a 24 bit soft I/Q format. The soft encoding circuitry 630 is disclosed for clarity with the bit deinterleaver 184, but is realized as part of the symbol deinterleaver discussed above. The deinterleave address generator 632 generates addresses to read the 6 appropriate soft-bits from the 126 x 24 memory store 634, following the address algorithm in the ETS 300 744 telecommunications standard. The deinterleave address generator 632 is resynchronized for each new COFDM symbol by the symbol timing pulse 626.

The output interface 636 assembles I and Q output data streams from soft-bits read from the memory store 634. Three I soft bits and three Q soft bits are extracted from the memory store 634 at each deinterleave operation, and are parallel-serial converted to provide the input data stream to the Viterbi Decoder 186 (Fig. 15).

The input and output signals of the bit deinterleaver 184 are described in tables 32 and 33 respectively. Circuitry of the bit deinterleaver 184 is disclosed in Verilog code listing 23.

Host Microprocessor Interface

The function of the microprocessor interface 142 is to allow a host microprocessor to access control and status information within the multicarrier digital receiver 126 (Fig. 12). The microprocessor interface 142 is shown in greater detail in Fig. 55. A serial interface 638 and a parallel interface 640 are provided, the latter being primarily of value for testing and debugging. The serial interface 638 is of known type and is I2C compatible. The microprocessor interface 142 includes a maskable interrupt capability allowing the receiver to be configured to request processor intervention depending on

10

15

20

25

30

35

internal conditions. It should be noted, that the multicarrier digital receiver 126 does not depend on intervention of the microprocessor interface 142 for any part of its normal operation.

The use of interrupts from the point of view of the host processor is now described. "Event" is the term used to describe an on-chip condition that a user might want to observe. An event could indicate an error condition or it could be informative to user software. There are two single bit registers (not shown) are associated with each interrupt or event. These are the condition event register and the condition mask register.

The condition event register is a one bit read/write register whose value is set to one by a condition occurring within the circuit. The register is set to one even if the condition only existed transiently. The condition event register is then guaranteed to remain set to one until the user's software resets it, or the entire chip is reset. The condition event register is cleared to zero by writing the value one. Writing zero to the condition event register leaves the register unaltered. The condition event register must be set to zero by user software before another occurrence of the condition can be observed.

The condition mask register is a one bit read/write register which enables the generation of an interrupt request if the corresponding condition event register is set. If the condition event is already set when 1 is written to the condition mask register an interrupt request will be generated immediately. The value 1 enables interrupts. The condition mask register clears to zero on chip reset. Unless stated otherwise a block will stop operation after generating an interrupt request and will restart soon after either the condition event register or the condition mask register are cleared.

Event bits and mask bits are always grouped into corresponding bit positions in consecutive bytes in the register map. This allows interrupt service software to use the value read from the mask registers as a mask for the value in the event registers to identify which event generated the interrupt. There is a single global event bit that summarizes the event activity on the chip. The chip event register presents the OR of all the on-chip events that have 1 in their respective mask bit. A value of 1 in the chip mask bit allows the chip to generate interrupts. A value of 0 in the chip mask bit prevents any on-chip events from generating interrupt requests. Writing 1 or 0 to the chip event register has no effect. The chip event register only clears when all the events enabled by a 1 in their respective mask bits have been cleared.

The IRQ signal 642 is asserted if both the chip event bit and the chip event mask are set. The IRQ signal 642 is an active low, "open collector" output which requires an

off-chip pull-up resistor. When active the IRQ output is pulled down by an impedance of 100Ω or less. A pull-up resistor of approx. $4k\Omega$ is suitable.

The input and output signals of the microprocessor interface 142 are described in tables 34 and 35 respectively.

System Controller

5

10

15

20

25

30

35

The system controller 198 (Fig. 15), which controls the operation of the multicarrier digital receiver 126 (Fig. 12), in particular channel acquisition and the handling of error conditions, is shown in further detail in Fig. 56.

Referring to the state diagram in Fig. 57, the channel acquisition sequence is driven by four timeouts.

- (1) AGC acquisition timeout. 20 ms (80 symbols) are allowed for the AGC to bring up the signal level, shown in step 644. Then the FFT window is enabled to start acquisition search in block 646.
- (2) Symbol acquisition timeout: 200 symbol periods, the maximum guard interval plus active symbol length, is allocated to acquire the FFT window in step 648. Another 35 symbol periods are allocated to pilot location in step 650. Approximately 50 ms are required to process 2K OFDM symbols. An option is provided to exit step 650 as soon as the pilots have been located to save acquisition time in non-extreme situations.
- (3) Control Loop Settling timeout: A further 10 ms, representing approximately 40 symbols is allocated to allow the control loops to settle in step 652. An option is provided to exit step 652 and return to an initial step resync 654 if pilots have been lost if control loop settling timeout occurs.
- (4) Viterbi synchronization timeout: In block 656 approximately 150 symbol periods are allocated for the worst case of tps synchronization, indicated by step 658 and approximately 100 symbol periods for the Viterbi Decoder 186 (Fig. 15) to synchronize to the transmitted puncture rate, shown as step 660. This is approximately 65 ms. In reasonable conditions it is unnecessary to wait this long. As soon as Viterbi synchronization is established, then transition to the system_lock state 662. It is possible to bypass the tps synchronization requirement by setting parameters (see table below) in the receiver parameters register and setting set_rx_parameters to 1.

If acquisition fails at any stage, the process automatically returns to step resync 654 for retry.

Having acquired lock, the system will remain in lock unless a Reed-Solomon overload event occurs, i.e. the number of Reed-Solomon packets with uncorrectable errors exceeds a predetermined value (the rso_limit value) in any 1 second period. If any of the 4 synchronizing state machines in the acquisition sequence, FFT window (step 648), pilot locate (step 650), tps synchronization (step 658) and Viterbi synchroni-

zation (step 660), lose synchronization once channel acquisition has occurred, no action will be taken until an event, rso_event, occurs and the step resync 654 is triggered automatically.

In poor signal conditions acquisition may be difficult, particularly the Viterbi synchronization. Therefore a bit is optionally provided in the microprocessor interface 142 (Fig. 12), which when set extends the timeouts by a factor of 4.

The input and output signals, and the microprocessor interface registers of the system controller 198 are described in tables 36, 37, 38, and 39 respectively.

Tables

5

Pin Name	1/0	Description
Tuner/ADC Interface		
SCLK	0	Sample clock for ADC
IDATA[9:0]	1	Input ADC data bus (10-bit)
AGC	0	Automatic Gain Control to tuner(Sigma-Delta output)
XTC[2:0]	0	External Tuner Control Outputs
MPEG-2 Transport Interfa	ice	
OUTDAT[7:0]	0	MPEG-2 Transport Stream Data bus
OUTCLK	0	MPEG Transport Stream Output Clock
SYNC	0	MPEG Transport Stream Sync pulse (1 per 188byte)
VALID	0	MPEG Transport Stream Valid data flag
ERROR	0	MPEG Transport Stream Errored data flag
Serial Host Microprocess	sor Interface	
SD	1/0	Serial Interface Data
SC	1	Serial Interface Clock
SDT	I/O	Serial Data Through
SCT	0	Serial Clock Through (40MHz clock out when DEBUG is high)
SADDR[2:0]	I	Serial Address Inputs (Hardwired external value) used as TSEL pins when DE-BUG is high
Parallel Host Microproce	essor Interfa	ce

Pin Name	. 1/0	Description
MA[5:0]	1	Microprocessor Address Bus
MD[7:0]	1/0	Microprocessor Data Bus 2-bit/DEBUG data @40MHz
MWE	1	Microprocessor Write Enable
MCE	1	Microprocessor Chip Enable
NOTIRQ	0	Interrupt Request
JTAG Test Access Port		
TCK .	1 .	JTAG Test Clock
TMS	1	JTAG Test Mode Select
TDI	1	JTAG Test Data In
TDO	0	JTAG Test Data Out
NTRST	1	JTAG TAP Controller Reset
Miscellaneous Pins		
NRESET	1	Asynchronous Reset
CLK40	1	40MHz Input Clock
TSTRI	.1	Transport Stream Interface tristate control
TA (MA[6])	I	Test Address Bit - Snooper access (Bit 7 of up address bus)
DEBUG	ī	Test Pin
TSEL [2:0]/SADDR[2:0]		Internal Test Inputs (mux out internal data onto MD[7:0]) 0 = normal upi, 1= fft input data (24-bit), 2 = fft output data (24-bit), 3 = channel correction output data (24-bit), 4 = fec input data.(2 x 3-bit softbit) all data clocked out @40MHz, 24-bit data in 4 bytes. Clock brought out on SCT pin for convenience. Symbol timing/other synch. signals indicated with market bits in data.
TLOOP	1	Test Input

Table 4

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description				
0×00	Event Reg	Event Reg.						
	0	R/W/0	chip_event	OR of all events which are interrupt-enabled (un-masked)				
	1	R/W/0	lock_failed_event	Set to 1 if channel acquisition sequence fails				
	2	R/W/0	rs_overload_event	Set to 1 if Reed-Solomon Decoder exceeds set threshold within one 1 sec- ond period				
0x01	Mask Reg							
	0	R/W/0	chip_mask	Set to 1 to enable IRQ output				
	1	R/W/0	lock_failed_mask	Set to 1 to enable interrupt on channel acquisition fail				
	2	R/W/0	rs_overload_mask	Set to 1 to enable interrupt on RS error threshold exceeded				
0x02	Status Re	Status Reg.						
	0	R/0	system_locked	Set to 1 when system acquired channel successfully				
	1	R/0	viterbi_sync	Set to 1 when Viterbi is syn- chronized				
	2	R/0	tps_sync	Set to 1 when OFDM frame carrying TPS data has been synchronized to.				
	3	R/0	pilot_loc	Set to 1 when pilots in COFDM symbol have been located and synchronized to				
	4.	R/0	fft_loc	Set to 1 when guard interval has been located and synchronized to.				
	7:5	R/1	viterbi_rate	Received Viterbi Code rate				
0x04-	Control	Reg:						
0x05	0	R/W/0	change_channel	When set to 1, holds device in "Reset" state. Clearing this bit initiates channel change.				

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description
	1	R/W/0	agc_invert	Invert AGC Signa-Delta output. Default setting means low output associated with reduced AGC gain.
	2	R/W/0	o_clk_phase	Set to 1 to invert phase of output clock. Default condition: output data changes on falling edge of output clock.
	3	R/W/0	set_rx_parameters	Set to 1 to take Receiver Parameter Data from Receiver Parameter Register. Default condition: settings taken from TPS data (longer channel acquisition time)
	4	R/W/0	extend_agc	Set to 1 to hold acquisition sequence in agc_acquire state
	5	R/W/0	extend_fs	Set to 1 to hold acquisition sequence in fs_acquire state
	6	R/W/0	extend_settle	Set to 1 to hold acquisition sequence in fs_settle state
4	7	R/W/0	extend_sync	When set to 1 to hold acquisition sequence in vit_sync state
	10:8	R/W/0	xtc	External Tuner Control bits (external pins XTC[2:0])
	11	R/W/0	i2c_gate	12C "Gate" signal; setting this to 1 enables the isolation buffer between the "processor side12C" bus and the "Tuner side" 12C so the processor can access a Tuner through COFDM device. Setting to 0 closes the "gate" to prevent 12C bus noise affecting delicate RF.

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description
	12	R/W/ (TSTRI)	ts_tri	Transport Stream Tristate control - set to 1 to tristate MPEG TS interface (e.g. to mux a QPSK device to same MPEG demux). Power-on state of TS output controlled by external pin TSTRI.
	13	R/W/0)	fast_ber	Set to 1 to reduce BER counter, vit_ill_state counter and rso_counter, counter periods from 1 sec to 100ms.
	15	R/W/0	soft_reset	Software Reset - set to 1 to reset all blocks except upi. Set to 0 to release.
0x06- 0x07	Receiver I	Parameter R	legister:	
	15:14	R/W/2	upi_constellation	Constellation Pattern for Demapper and Bit Deinterleaver (reset condition = 64-QAM)
	13:12	R/W/0	upi_guard	Guard Interval: 00 = 1/32, 01 = 1/16, 10 = 1/8, 11 = 1/4
	11:9	R/W/0	upi_alpha	Hierarchical Tranmission Mode or "alpha value" (reset condition = non-hierarchical mode)
	7:5	R/W/0	upi_hp_rate	Viterbi Code Rate for HP stream - in non-hierarchical mode this is taken as the Viterbi Code Rate (reset condition = 1/2 rate code)
	4:2	R/W/0	upi_lp_rate	Viterbi Code Rate for LP stream (reset condition = 1/2 rate code)
	1:0	R/W/0	upi_tx_mode	Tranmission mode (00=2K, 01=8K, others reserved)
0x08	7:0	R/W/0	rso_limit	Errored packet per second limit (for rs_overload_event bit)

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description
0x09	7:0	R/0	rso_count	Count of Uncorrectable Transport Packets per second (saturates at 255). Write to register to latch a stable count value which can then be read back
0x0a- 0x0b	15:0	R/0	ber	BER (before RS) deduced from RS corrections in 1 second period - max correctable bit errors ~1.35M/sec for 7/8, 64-QAM, 1/32 GI (equivalent to 43.e-3 BER assuming useful bitrate of 31.67 e6). Only top 16 bits of 21 bit counter are visible - resolution of ~1e-6 depending on code-rate, constellation GI length. Write to register to latch a stable count value which can then be read back.
0x0c- 0x0d	15:0	R/0	agc_level	AGC "Control Voltage" (msb's)
0x0e- 0x0f	11:0	R/0	freq_error	IQ Demodulator Frequency Error (from feedback loop)
0x10- 0x13	TPS Data	a (including	future use bits)	
	1:0	R/0	tps_frame	Number of last received cmplete OFDM frame in superframe
	3:2	R/0	tps_constellation	Constellation Pattern from TPS data
	7:5	R/0	tps_alpha	Hierachical Transmission Information
	10:8	R/0	tps_hp_rate	Viterbi Code Rate of High-Priority stream (In non-hierarchical mode this is the code rate of the entire stream)
	13:11	R/0	tps_lp_rate	Viterbi Code Rate of Low-Priority stream
	15:14	R/0	tps_guard_int	Guard Interval

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description
	17:16	R/0	tps_tx_mode	Transmission Mode
	31:19	R/0	tps_future	Undefined bits allocated for future use
** Debu	ıg Access **	*		
0x20- 0x21	15	R/W/0	agc_open	Set to 1 to break AGC control loop
	11:0	R/W/0	agc_twiddle	AGC twiddle factor
0x22- 0x23		R/W/0	agc_loop_bw	AGC Control loops parameters
0x24- 0x25	15	R/W/0	freq_open	Set to 1 to break freq control loop
	14	R/W/0	freq_nogi	Set to 1 to allow frequency update anytime, not just during Guard Interval
	11:0	R/W/0	freq_twiddle	IQ Demod twiddle factor
0x26- 0x27			freq_loop_bw	Frequency Control Loop parameters
0x28- 0x29	15	R/W/0	sample_open	Set to 1 to break sample control loop
UXZU	14	R/W/0	sample_nogi	Set to 1 to allow sample update anytime, not just during Guard Interval
	11:0	R/W/0	sample_twiddle	Sampling Rate Twiddle factor
0x2a- 0x2b		R/W/0	sample_loop_bw	Sampling Rate Control Loop parameters
0x2c- 0x2d	11:0	R/0	sampling_rate_err	Sampling Rate Error (from feedback loop)
0x30- 0x31	15	R/W/0	lock_fft_window	Set to 1 to prevent fft_window moving in Tracking mode
	14	R/W/0	inc_fft_window	Write 1 to move fft_window position one sample period later (one-shot operation)
	13	R/W/0	dec_fft_window	Write 1 to move fft_window position one sample period earlier (one-shot operation
	12:0	R/0	fft window	FFT Window position

٨٨	Bit No.	Dir/Re-	Register Name	Description
Ad- dress (Hex)	Bit NO.	set	regioter Harrie	
	7:0	R/W/0	fft_win_thresh	FFT Window Threshold
0x34- 0x35	15	R/W/0	set_carrier_0	Set to 1 to use carrier_0 value as setting
	11:0	R/W/0	carrier_0	Carrier 0 position; readback value detected by Pilot Locate algorithm or force a value by writing over it
0x36	7:0	R/W/	csi_thresh	Channel State Information threshold - the fraction of mean level below which data carriers are marked by a bad_carrier flag. Nominally 0.2 (for 2/3 code rate).
0x37	·			
0x38- 0x39	11:0	R/0	vit_ill_states	Viterbi Illegal State Rate (per second)Write to register to latch count which can then be read back
***** SN	OOPERS *	**** (Extern	nal test address bit TA	[6] = 1)
0x40- 0x41	15:14 11:0	R/WR/ W	T,IQGIFreq_error[11:0]	IQ Demod Snooper (Note: bit 0 = Isb of highest addressed byte, 21)
0x44- 0x47	31:30 27:16 11:0	R/W R/W R/W	T, Valid Q-data[11:0] I-data[11:0]	Low-Pass Filter Snooper
0x48- 0x4d	47:46 43:32 31 27:16 11:0	R/W R/W R/W R/W	T,SincGl Sample_err[11:0] Valid Q-data[11:0] I-data[11:0]	Resampler Snooper
0x50- 0x53	31:29 27:16 11:0	R/W R/W R/W	T, Valid,Resync Q-data[11:0] I-data[11:0]	FFT Snooper
0x54- 0x57	31:30 29:28 27:16 11:0	R/W R/W R/W	T, Valid, Symbol,Resync Q-data[11:0] I-data[11:0]	Channel Estimation & Correction Snooper
0x58- 0x5b	31:30 29:28 27:16 11:0	R/W R/W R/W R/W	T, Resync u_symbol, uc_pilo Q-data[11:0] I-data[11:0]	Frequency & Sampling Er- t ror Snooper

Ad- dress (Hex)	Bit No.	Dir/Re- set	Register Name	Description
0x5c- 0x5f	31:30 29:28 27:16 15 11:0	RW RW RW RW	T, Resync c_symbol, tps_pil. Q-data[11:0] reference_seq I-data[11:0]	TPS Sequence Extract Snoopers
0x60- 0x65	39 36:35 34:32 27:16 15:14 13 11:0	R/W R/W R/W R/W R/W R/W	T constellation alpha Q-data[11:0] Valid, c_symbol c_carrier0 I-data[11:0]	Demap Snooper
0x68- 0x6a	23:22 21:20 19 11:0	R/W R/W R/W	T, valid symbol, carrier0 odd_symbol demap_data[11:0]	Symbol Deinterleave Snooper
0x6c- 0x6e	23:21 20:19 18:16 11:0	RM RW RW RW	T, valid, symbol constellation alpha symdi_data[11:0]	Bit Deinterleaver Snooper
0x70- 0x71	15:13 6:4 2:0	R/W R/W R/W	T, valid, resync Q-data[2:0] I-data[2:0]	Viterbi Snooper
0×72- 0×73	15:14 13:12 7:0	R/W R/W R/W	T, valid, resync, eop vit_data[7:0]	Forney Deinterleaver Snooper
0x74- 0x75	15:14 13:12 7:0	RW RW RW	T, valid, resync, eop deint_data[7:0]	Reed Solomon Snooper
0x76- 0x77	15:14 13:12 11:0 7:0	RW RW RW RW	T, valid, resync, eop error_val, error deint_data[7:0]	Output Interface Snooper
0x78- 0x7b	31 30:20 19:18 17 16 14 13:8 6:5 4:3 2:0	R/W R/W R/W R/W R/W R/W R/W R/W	tps_data[10:0] pkt_err, err_val vit_ill_state vit_ill_val rs_corr_val rs_correct[5:0] vit_sync, tps_sync pilot_loc, fft_loc vit_rate[2:0]	System Controller Snooper

Table 5

Signal	Description		
clk	40MHz main clock		
clk20M	20MHz sample clock (used as a "valid" signal to indicate when valid input samples are received)		
data[9:0]	sampled data input from ADC		
agc_resync	control input; held low on channel change - on transition to high AGC should reset itself and accumulate new control voltage for new channel.		
lupdata[7:0] (bi-di)	Internal Microprocessor Data bus		
upaddr[2:0]	Internal Microprocessor Address Bus (only 2-bits required)		
upwstr	Internal uP write strobe		
uprstr	Internal uP read strobe		
upsel1	Internal Address decode output (high = valid for 0x0c-0x0d)		
upsel2	Internal Address decode output (high = valid for 0x20-0x23)		
te, tdin	Scan inputs		

Table 6

Signal	Description			
agc	Signal - Delta modulated output signal; when integrated by external RC it provides an analogue representation of the internal digital "control voltage" valueInterpolated output data			
tdout	scan outputs			

Table 7

Address (Hex)	Bit No.	Dir/Re- set	Register Name	Description
0x0c- 0x0d	15:0	R/0	agc_level	AGC "Control Voltage" (msb's)
0x20- 0x21	15	R/W/0	agc_open	Set to 1 to break AGC control loop
	11:0	R/W/0	agc_twiddle	AGC twiddle factor
0x22- 0x23		R/W/0	agc_loop_bw	AGC Control loops parameters

Table 8

Signal	Description			
clk	40MHz main clock			
nrst	Active-low synchronous reset			
clk20M	20MHz sample clock (used as a "valid" signal to indicate when input data sample is valid)			
sample[9:0]	input data sample from ADC. (AGC should ensure that this white-noise-like signal is scaled to full dynamic range)			
freq_err[11:0]	Frequency Error input - 1Hz accurate tuning over +/-0.5 carrier spacing			
IQGI	Valid pulse for enable frequency error signal. The effect the frequency control loop is held off until a guard intervise passing through the IQ Demod block. (IQGI is generated by the FFT window and indicates when a guard interval is passing).			
te, tdin	Scan test inputs			

Table 9

Signal	Description	
I-data[11:0]	I data-stream to be low-pass filtered (40 MHZ timing)	
Q-data[11:0]	Q data-stream to be low-pass filtered (40 MHZ timing)	
valid	Valid output data indicator; high if data is being output o this clock cycle (40 MHZ timing)	
tdout	Scan test output	

Table 10

Signal	Description			
clk	40MHz clock (2x sample clock)			
nrst	Active-low synchronous reset			
valid_in	high-pulse indicating valid data from IQ-demodulator (40MHz timing)			
i_data[11:0], q_data[11:0]	input data from IQ-demodulator (20Msps)			
te, tdin	Scan test inputs			

Table 11

Signal	Description			
i_out[11:0], q_out[11:0]	Low-Pass filtered output data			

Signal	Description	
valid	Output pulse indicating valid data output (decimated to 10Msps)	
tdout	Scan test output	

Table 12

Signal	Description			
clk40M	40MHz main clock (2x sample clock)			
valid_in	input data valid signal; when valid is low, input data should be ignored			
i_data[11:0], q_data[11:0]	input data from low-pass filter (decimated to 10Msps)			
sr_err[11:0]	SamplingRate Error feedback fro Freq/Sampling Error block			
SincGl	Valid pulse for Error signal; effect of Sampling Rate contol loop is held off until guard interval is passing through Sinc Interpolator. FFT Window block generates this signal at appropriate time.			
te,tdin	Scan test signals			

Table 13

Signal	Description		
i_out[11:0], q_out[11:0]	Interpolated output data		
valid	Output pulse indicating valid data output)		
tdout	Scan test output		

Table 14

Signal	Description			
clk40M	40MHz clock (2x sample clock)			
valid_in	input data valid signal; when valid is low, input data should be ignored			
i_data[11:0]	input data from front-end (ignore quadrature data for this block)			
resync	Control signal: forces Sync FSM back to acquisition mode when pulsed high			
guard[1:0]	Expected guard interval; programmed by Host uP to aid window acquisition. 00 = 1/32, 01 = 1/16, 10 = 1/8, 11 = 1/4			

Signal	Description	
lupdata[7:0] (bi-di)	Internal Microprocessor Data bus (bi-directional)	
upaddr[0]	Internal uP address bus (only 1-bit required)	
upwstr	Internal uP write strobe	
uprstr	Internal uP read strobe	
upsel Address decode output to select FFT window		

Table 15

Signal	Description				
FFT_Window	Timing output pulse; low for 2048 samples indicating the active interval				
fft_lock	Output pulse indicating status of Sync FSM; 1 = Symbol acquired				
rx_guard[1:0]	eceived Guard Interval Size: $00 = 1/32$, $01 = 1/16$, $10 = 1/8$, $11 = 1/4$				
IQGI	Timing pulse indicating when the guard interval should arrive at the IQ demodulator (Frequency Error only corrected in the Guard Interval)				
SincGl	Timing pulse indicating when the guard interval should arrive at the Sinc Interpolator (Sampling Error only corrected in the Guard Interval)				
sr_sweep[3:0]	Sampling Rate sweep output; 4-Bit output used by Frequency and Sampling Error block to generate Sampling Rate "ping-pong" sweep during FFT window acquisition				

Table 16

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
0x30- 0x32	15	R/W/0	lock_fft_window	Set to 1 to prevent fft_window moving in Track-ing mode
	14	R/W/0	inc_fft_window	Write 1 to move fft_window position one sample period later (one-shot operation)
	13	R/W/0	dec_fft_window	Write 1 to move fft_window position one sample period earlier (one-shot operation)
	12:0	R/0	fft_window	FFT Window position

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
	7:0	R/W/0	·	

Table 17

Signal	Description			
clk40M	40MHz clock (2x sample clock)			
nrst	Synchronous reset (active low)			
valid_in	input data valid signal; when valid is low, input data should be ignored			
i_data[11:0], q_data[11:0]	input data from FFT			
symbol	Symbol timing pulse from FFT; high for first valid data value of a new symbol			
resync	Resynchronization input triggered on e.g. channel change. Pulsed high to indicate return to acquisition mode (wait for first symbol pulse after resync before beginning pilot search)			
lupdata[7:0] (bi-di)	Internal Microprocessor Databus			
upaddr[0]	Internal uP address bus (only 1-bit required)			
upwstr	Internal uP write strobe			
uprstr	Internal uP read strobe			
upsel	Internal address decode output; high for addresses 0x032-0			

Table 18

Description		
Uncorrected spectrum data, as read from RAM buffer (for Frequency/Sampling Error block)		
Uncorrected symbol start; high for first carrier of the uncorrected symbol		
high for any carrier which is a scattered pilot in the uncorrected symbol		
Corrected spectrum data; as output from the complex multiplier		
high for valid corrected symbol - data carriers only		
high if interpolated channel response for the carrier is below pre-set fraction of the mean of carriers of previous symbol - viterbi will discard the data carried by this carrier		

Signal	Description
c_symbol	high for the first carrier in the corrected symbol
c_carrier0	high for the first active carrier in the corrected symbol (a continual pilot corresponding to a carrier index value of 0)
c_tps_pilot	high for any carrier in the corrected symbol which is a TPS pilot
pilot_lock	output high if pilots successfully located at the end of pilot acquisition phase.
odd_symbol	high for symbol period if symbol is odd number in frame (as determined from scattered pilot phase)
c_reference_seq	Reference sequence output to TPS Sequence block
freq_sweep[2:0]	Frequency Sweep control; incrementing 3-bit count which increments IQ Demodulator LO offset in Frequency and Sampling block. Sweeps 0-0.875 carrier spacing offset in 0.125 carrier spacing steps

Table 19

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
0x32- 0x33	15	R/W/0	set_carrier_0	Set to 1 to use carrier_0 value as setting
	11:0	R/W/0	carrier_0	Carrier 0 position
0x36	7:0	R/W/	csi_thresh	Channel State Information threshold - the fraction of mean level below which data carriers are marked by a bad_carrier flag. Nominally 0.2 (for 2/3 code rate). A value of 0 would turn CS off for comparison testing.
0x37	7:0			

Table 20

Signal	Description			
clk40M	40MHz clock (2x sample clock)			
ci_data[11:0]	corrected pilot data from Channel Estimation and Correction (only need I data because corrected pilots should only insignificant Im component; - only need sign bit)			
tps_pilot	high for single clock cycle when data input is a tps_pilot - use like a valid signal.			
reference_seq	Reference Sequence PRBS input from Channel Estimation & Correction - ignore for non-tps_pilot values			
c_symbol	timing pulse high for 1 clock cycle for first carrier in new symbol (whether or not that carrier is active)			
lupdata[7:0] (bi-di)	Internal Microprocessor Databus			
upaddr[1:0]	Internal uP address bus (only 2-bits required)			
upwstr	Internal uP write strobe			
uprstr	Internal uP read strobe			
upsel	Internal address decode output; high for addresses 0x10-0x13			

Table 21

Signal	Description		
tps_data [29:0]	Output tps data (held static for 1 OFDM frame): tps_data[1:0] = frame number tps_data[3:2] = constellation tps_data[6:4] = hierarchy tps_data[9:7] = code rate, HP stream tps_data[12:10] = code rate, LP stream tps_data[14:13] = guard interval tps_data[16:15] = transmission mode tps_data[29:17] = future use bits Note that parameters are transmitted for the next frame; outputs should be double-buffered so parameters appear at block outputs in the correct frame (used by Demapper and Symbol/Bit deinterleave blocks to decode incoming data)		
tps_sync	Status output from Frame Sync FSM - set to 1 when FSM is sync'd i.e when 2 valid sync words have been received expected postions AND correct TPS data is available at t block outputs.		

0x10-0x			TPS Data (inclu	uding future use bits)
13	1:0	R/0	tps_frame	Number of last received complete OFDM frame in superframe

0x10-0x	TPS Data (including future use bits)				
13	3:2	R/0	tps_constellation	Constellation Pattern from TPS data	
	7:5	R/0	tps_alpha	Hierarchical Transmission Information	
	10:8	R/0	tps_hp_rate	Viterbi Code Rate of High-Priority stream (In non-hierarchical mode this is the code rate of the entire stream)	
	13:11	R/0	tps_lp_rate	Viterbi Code Rate of Low-Priority stream	
	15:14	R/0	tps_guard_int	Guard Interval	
	17:16	R/0	tps_tx_mode	Transmission Mode	
	31:19	R/ 0	tps_future	Undefined bits allocated for future use	

Table 23

Signal	Description
clk40M	40MHz clock (2x sample clock)
nrst	Active low reset
us_pilot	input data valid signal; high when a scattered pilot is output from the Channel Estimation & Correction block
guard[1:0]	Guard Interval from which symbol period Tt can be deduced:00 = 1/32 (Tt = 231us) , 01 = 1/16 (238us), 10 = 1/8 (252us) , 11 = 1/4 (280us)
ui_data[11:0], uq_data[11:0]	input data from Channel Estimation & Correction (Uncorrected spectrum)
u_symbol	Symbol timing pulse from Channel Estimation & Correction; high for first valid data value of a new symbol (uncorrected spectrum)
resync	Resynchronization input triggered on e.g. channel change. Pulsed high to indicate return to acquisition mode (wait for first symbol pulse after resync before beginning Pilot search)
sr_sweep[3:0]	Sampling Rate Sweep control from FFT Window block; 0 = 0Hz offset, 1=+500Hz, 2=-500Hz,3=+1000Hz, 4=-1000Hz,5=+1500Hz,6=-1500Hz,7=+2000Hz,8=-2000Hz
freq_sweep[3:0]	Frequency Sweep control from Channel Estimation & Correction block; represents number n range 0-7 frequency offset = nx500Hz

Signal	Description	
lupdata[7:0] (bi-di)	Internal Microprocessor Databus	
upaddr[3:0]	Internal uP address bus (only 4-bit required)	
upwstr	Internal uP write strobe	
uprstr	Internal uP read strobe	
upsel1 Internal address decode output; high for addresses 0x0f		
upsel2	Address decode for addresses in range 0x24-0x2d	
	Table 24	

·Signal	Description	
frequency_error	frequecy error output (to IQ Demod)	
sampling_rate_error	Sampling Rate Error output (to Sinc Interpolator)	
freq_lock	status output; high if frequency error low	
sample_lock	status output; high if sampling rate error low	

Table 25

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
0x0e- 0x0f	11:0	R/0	freq_error	IQ Demodu- lator Fre- quency Error (from feed- back loop)

Table 26

Address (Hex)	Bit No.	Dir/Re- set	Register Name	Description
0x24- 0x25	15	R/W/0	freq_open	Set to 1 to break freq control loop
	14	R/W/0	freq_nogi	Set to 1 to allow frequency update anytime, not just during Guard Interval
	11:0	R/W/0	freq_twiddle	IQ Demod twiddle factor
0x26- 0x27			freq_loop_bw	Frequency Control Loop parameters
0x28- 0x29	15	R/W/0	sample_open	Set to 1 to break sample control loop

Address (Hex)	Bit No.	Dir/Re- set	Register Name	Description
	14	R/W/0	sample_nogi	Set to 1 to allow sample update anythime, not just during Guard Interval
	11:0	R/W/0	sample_twiddle	Sampling Rate Twiddle factor
0x2a- 0x2b		R/W/0	sample_loop_bw	Sampling Rate Control Loop parameters
0x2c- 0x2d	11:0	R/0	sampling_rate_err	Sampling Rate Error (from feedback loop)

Table 27

Signal	Description
clk40M	40MHz clock (2x sample clock)
valid_in	input data valid signal; when valid is low, input data should be ignored
i_data[11:0], q_data[11:0]	input data from Channel Estimation & Correction.
bad_carrier_in	Carrier Status falg - set if carrier falls below acceptable level; indicates to viterbi that data from this carrier should be discarded from error correction calculations.
c_symbol	Timing synchronization signal - high for the first data sample in the corrected COFDM symbol.
constellation[1:0]	control signal which defines constellation: 00 = QPSK, 01 = 16-QAM, 10 = 64-QAM
alpha[2:0]	control signal defining hierarchical transmission parameter, alpha: 000 = non-hierarchical transmission, 001 = alpha value of 1, 010 = alpha value of 2, 011 = alpha value of 4 (Note the first release of the chip will not support hierarchical transmission)

Table 28

Signal	Description
out_data[11:0]	deinterleaved output data 6 I, 6 Q format
bad_carrier	bad_carrier flag carried through demap process unchanged.
valid	Valid output data indicator; high if data is being output on this clock cycle

Signal	Description
d_symbol	Symbol timing pulse re-timed to synchronize with out_data
	Table 29

Signal	Description
clk40M	40MHz clock (2x sample clock)
valid_in	input data valid signal; when valid is low, input data should be ignored
demap_data[11:0]	input data from Demapper. Data is in 6-bit I, 6-bit Q format (for 64_QAM)
bad_carrier_in	Carrier status signal - set if carrier falls below limits, indicates to viterbi that data should be ignored. Carried with data as extra bit through deinterleaver store.
symbol	Timing synchronization signal - high for the first data sample in a COFDM symbol. Used to resynchronize address generation
carrier0	Timing pulse - high for the first active carrier (corresponding to carrier index value of 0) in a symbol
odd_symbol	high if symbol is odd number in the frame (different inter- leaving pattern in odd and even symbols within 68-symbol frame)

Table 30

Signal	Description
out_data[11:0]	deinterleaved output data coded constellation format
bad_carrier	Bad carrier output having passed through deinterleave RAM.
valid	Valid output data indicator; high if data is being output on this clock cycle
d_symbol	Output timing synchronization signal - high for first data sample in de-interleaved COFDM symbol.

Table 31

Signal	Description
clk40M	40MHz clock (2x sample clock)
valid_in	input data valid signal; when valid is low, input data should be ignored. Valid "spread out" to smooth out data rate over whole symbol - average of 1 data valid every six 40MHz cycles. Effective data rate at viterbi input dropped to 20MHz
sdi_data[11:0]	input data from Symbol Deinterleaver. Data is in 6-bit I, 6-bit Q format (for 64_QAM)

Signal	Description
bad_carrier	Set to 1 if a carrier conveying the data fell below cceptable limits; indicates to Viterbi that this data should be ignored
symbol	Timing synchronization signal - high for the first data sample in a COFDM symbol. Used to resynchronize address generation
constellation[1:0]	Constellation Type indicator:10 = 64-QAM01 = 16-QAM00 = QPSK
alpha[2:0]	Hierarchical transmission control:000 = non-hierarchical, 001 = alpha value 1, 010 = alpha value 2, 011 = alpha value 4(Note: in this first version of the device only non-hierarchical mode is supported)

Table 32

Signal	Description
I-data[2:0]	I soft-bit to Viterbi
discard-I	flag bit drived from bad_carrier signal; viterbi will ignore this soft-bit if set.(bad-carrier is repeated per soft-bit because of interleaving)
Q-data[2:0]	Q soft-bit to Viterbi
discard-Q	flag-bit; VIterbi will ignore this soft-bit if set
valid	Valid output data indicator; high if data is being output on this clock cycle

Table 33

Signal	Description
MD[7:0] (bi-di)	Microprocessor Data bus (bi-directional)
MA[5:0]	Microprocessor Address Bus
MRW	Microprocessor Read / Write control
SCL	Serial Interface Clock
SDA(bi-di)	Serial Interface Data I/O (bi-directional - same pin as MD[0])
SADDR[2:0]	Serial Interface Address
S/P	Serial/Parallel interface select

Table 34

Signal	Description
nupdata[7:0] (bi-di)	Internal processor data bus (inverted) (bi-directional)

Signal	Description		
upaddr[5:0]	Internal address bus (decoded to provide individual selects for various register banks within functional blocks)		
upgrstr	Internal read strobe		
upgwstr	Internal write strobe		
IRQ	Interrupt Request (Active low, open collector)		

Table 35

Signal	Description			
pad_clk40	Uncontrolled 40MHz clock from input pad			
updata[7:0] (bi-di)	Internal Microprocessor Data bus (bi-directional)			
upaddr[3:0]	Internal Microprocessor Address Bus (only bits relevant to registers within System Control)			
uprstr	Internal Microprocessor Read strobe			
upwstr	Internal Microprocessor Write Strobe			
upsel1	block select decoded from microprocessor interface (1 = access to this block enabled) valid for addresses 0x00-0x0b			
upsel2	address decode for 0x38-0x39 range			
tps_data[10:0]	TPS data received in OFDM frame (1:0 = tps_constellation; 4:2 = tps_alpha7:5 = tps_hp_rate10:8 = tps_lp_rate)(Don't bother with Guard Interval - these parameters only affect back end blocks)			
rs_correct[5:0]	Count of bits corrected in each RS packet (accumulated over 1 second for BER value)			
rs_corr_val	Valid pulse; high when rs_correct value is valid			
pkt_err	Set to 1 to indicate RS packet is uncorrectable; has >64 bit errors or is corrupted in some other way.			
err_val	Set to 1 to indicate when pkt_err signal is valid			
vit_ill_state	Viterbi_illegal state pulse; (accumulate to give Viterbi illegal state count)			
vit_ill_val	NOW NOT REQUIRED - Viterbi illegal state valid pulse			
vit_sync	Status signal - 1 if Viterbi is synchronized			
tps_sync	Status signal - 1 if TPS is synchronized			
pilot_loc	Status signal - 1 if pilot location completed successfully (found_pilots))			
fft_loc	Status signal - 1 if FFT window has located correctly			
vit_rate[2:0]	Received Viterbi puncture rate.			

Signal	Description		
tck	JTAG test clock - used for control of clock in test mode		
njreset	JTAG test reset - for clock control block		
jshift	JTAG test register shift control - for clock control block		
j_ctrl_in	JTAG test data input		

Table 36

Signal	Description		
clk40	Test-controlled main clock		
clk20	Test-controlled sample clock (input to IQ Demod and AGC)		
lupdata[7:0] (bi-di)	Internal processor data bus (bi-directional)		
nirq	Active Low interrupt request bit (derived from chip_event)		
constellation[1:0]	Internal address bus (decoded to provide individual selects for various register banks within functional blocks)		
alpha[2:0]	Hierarchical mode information		
hp_rate[2:0]	Viterbi code rate for High Priority channel (in non-hierarchical mode this is the code rate for the complete channel)		
lp_rate[2:0]	Viterbi code rate for Low Priority channel.		
upi_tx_mode[1:0]	Transmission mode (2K or 8K)		
upi_guard[1:0]	Guard Interval		
rxp_valid	Set to 1 if Host Interface has set rx_para data - used as a "valid" signal for rx_para data (in case of TPS data use tps_sync)		
o_clk_phase	Control line; set to 1 to invert output clock phase		
xtc[2:0]	External Tuner Control bits		
i2c_gate	I2C "Gate" control		
ts_tri	Transport Stream Interface tristate control		
soft_reset	Software Reset (set to 1 to reset everything except upi)		
agc_invert	Control line: set to 1 to invert sense of AGC sigma-delta output (default: low output equates to low AGC gain)		
agc_resync	Control line: When set low AGC held in initial condition Resync transitioning high commences the AGC acquistion sequence		

Signal	Description
fft_resync	Control line: hold low to re-initialise FFT, Channel Estimation & Correction, Frequency/Sampling Error and TPS blocks. Transition high commences FFT window locate, Pilot locate and TPS synchronisation.
viterbi_resync	Contol line; hold low to re-initiliase FEC backend. Transition high commences Viterbi synchronisation.
j_ctrl_out	JTAG test data output - from clock control block.

Table 37

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description		
0x00	Event Reg.					
	0	R/W/0	chip_event	OR of all events which are interrupt-enabled (unmasked)		
	1	R/W/0	lock_failed_event	Set to 1 if channel acquisition sequence fails		
	2	R/W/0	rs_overload_event	Set to 1 if Reed-Solomon Decoder exceeds set threshold within one 1 second pe- riod		
0x01	Mask Reg.					
	0	R/W/0	chip_mask	Set to 1 to enable IRQ output		
	1	R/W/0	lock_failed_mask	Set to 1 to enable interrupt on channel acquisition fail		
	2	R/W/0	rs_overload_mask	Set to 1 to enable inter- rupt on RS error thresh- old exceeded		
0x02	Status Reg.					
	0	R/0	system_locked	Set to 1 when system acquired channel successfully		
	1	R/0	viterbi_sync	Set to 1 when Viterbi is synchronized		
	2	R/0	tps_sync	Set to 1 when OFDM frame carrying TPS data has been synchronized to.		

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
	3	R/0 ·	pilot_loc	Set to 1 when pilots in COFDM symbol have been located and synchronized to
	4	R/0	fft_loc	Set to 1 when guard interval has been located and synchronized to.
	7:5	R/1	viterbi_rate	Received Viterbi Code rate
0x04-0x0 5	Control R	eg:		
	0	R/W/0	change_channel	When set to 1, holds device in "Reset" state. Clearing this bit initiates channel change.
	1	R/W/0	agc_invert	Invert AGC Signa-Delta output. Default setting means low output associated with reduced AGC gain.
	2	R/W/0	o_clk_phase	Set to 1 to invert phase of output clock. Default condition: output data changes on falling edge of output clock.
	3	R/W/0	set_rx_parameters	Set to 1 to take Reciver Parameter Data from Receiver Parameter Register. Default condi- tion: settings taken from TPS data (longer chan- nel acquisition time)
	4	R/W/0	extend_agc	Set to 1 to hold acquisition sequence in agc_acquire state
	5	R/W/0	extend_fs	Set to 1 to hold acquisition sequence in fs_acquire state
	6	R/W/0	extend_settle	Set to 1 to hold acquisition sequence in fs_settle state

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
	7	R/W/0	extend_syn	When set to 1 to hold acquisition sequence in vit_sync state
	10:8	R/W/0	xtc	External Tuner Control bits (external pins XTC[2:0])
	11	R/W/0	i2c_gate	I2C "Gate" signal; setting this to 1 enables the isolation buffer between the "processor side" I2C bus and the "Tuner side" I2C so the processor can acces a Tuner through COFDM device. Setting to 0 closes the "gate" to prevent I2C bus noise affecting delicate RF.
	12	R/W/0	ts_tri	Transport Stream Tristate control - set to 1 to tristate MPEG TS in- terface (eg. to mux a QPSK devce to same MPEG demux). Power-on state of TS output controlled by ex- ternal pin - somehow!!!
	13	R/W/0	fast_ber	Set to 1 to reduce BER counter, vit_ill_state counter and rso_counter, counter periods from 1 sec to 100ms
	15	R/W/0	soft_reset	Software Reset - set to 1 to reset all blocks except upi. Set to 0 to release.
0x06-0x0 7	Receive	er Parameter	Register:	
	15:14	R/W/2	upi_constellation	Constellation Pattern fo Demapper and Bit Deinterleaver (reset condition = 64-QAM)
	13:12	R/W/0	upi_guard	Guard Interval: 00 = 1/32, 01 = 1/16, 10 = 1/8, 11 = 1/4

Address (Hex)	Bit No.	Dir/Reset	Register Name	Description
	11:9	R/W/0	upi_alpha	Hierarchical Tranmission Mode or "alpha value" (reset condition = non-hierarchical mode)
	7:5	R/W/0	upi_hp_rate	Viterbi Code Rate for HP stream - in non-hierarchical mode this is taken as the Viterbi Code Rate (reset condition = 1/2 rate code)
	4:2	R/W/0	upi_lp_rate	Viterbi Code Rate for LP stream (reset condition = 1/2 rate code)
	1:0	R/W/0	upi_tx_mode	Trnnsmission mode (00=2K, 01=8K, others reserved)
80x0	7:0	R/W/0	rso_limit	Errored packet per second limit (for rs_overload_event bit)
0x09	7:0	R/0	rso_count	Count of Uncorrectable Transport Packets per second (saturates at 255). Write to register to latch a stable count value which can then be read back.
0x0a - 0x0b	15:0	R/0	ber	BER (before RS) deduced from RS corrections in 1 second period max correctable bit errors ~1.35M/sec for 7/8, 64-QAM, 1/32 GI (equivalent to 43.e-3 BER assuming useful bitrate of 31.67 e6). Only top 16 bits of 21 bit counter are visible - resolution of ~1e-6 depending on code-rate, constellation GI length. Write to register to latch a stable count value which can then be read back.

Table 38

77

0x38-0x39	11:0	R/0 .	vit_ill_states	Viterbi Illegal State Rate (per second) Write to register to latch count which can then be read back
-----------	------	-------	----------------	--

Table 39

Listing 1

```
// SccsId: %W% %G%
         Copyright (c) 1997 Pioneer Digital Design Centre Limited
 5
      Author: Dawood Alam.
      Description: Verilog code for butterfly processor BF2I. (RTL)
10
      Notes : Computes first stage in radix 4 calculation.
      15
      'timescale 1ns / 100ps
      module fft bf2! (clk, enable_1, in_x1r, in_x1i, in_x2r, in_x2i, in_s,
           out_z1r, out_z1i, out_z2r, out_z2i, out_ovf);
                     wordlength = 5; // Data wordlength.
20
      parameter
                  clk,
                           // Master clock.
      input
               enable_1,
                             // Enable on clock 3.
                 in s;
                            // Control line.
25
      input [wordlength-1:0] in_x1r,
                                        // Input I from memory.
                           // input Q from memory.
               in x1i,
                in_x2r,
                             // Input I stage n-1.
                 in x2i;
                             // Input Q stage n-1.
30
                   out ovf;
                                // Overflow flag.
      output [wordlength-1:0] out z1r.
                                         // Output I to stage n+1
                           // Output Q to stage n+1
               out z1i,
                 out z2r,
                             // Output I to memory.
                 out z2i;
                             // Output Q to memory.
35
      wire [wordlength-1:0] in x1r,
               in x1i,
                 in_x2r,
                 in x2i,
40
               out z1r,
                 out_z1i,
                 out z2r,
                 out_z2i;
      wire
                 in_s,
45
               enable 1.
               out_ovf;
      reg [wordlength-1:0] z1r tmp1,
               z1i tmp1,
50
                 z2r tmp1,
                z2i tmp1,
               z1r_tmp2,
                z1i_tmp2
                 z2r_tmp2,
```

```
z2i tmp2;
                 ovf_tmp,
      reg
               ovf tmp0,
               ovf tmp1,
                 ovf tmp2,
5
                 ovf_tmp3,
                ex_reg0,
                 ex_reg1,
                 ex reg2,
                 ex_reg3;
10
       always @(in s or in_x1r or in_x1i or in_x2r or in_x2i)
       begin.
       \{ex_reg0,z1r_tmp1\} = in_x1r + in_x2r;
       ovf tmp0 = in_x1r[wordlength-1] &&
                                                   // Overflow check.
15
           in x2r[wordlength-1] &&
             ~z1r_tmp1[wordlength-1] |
           ~in x1r[wordlength-1] &&
             ~in_x2r[wordlength-1] &&
             z1r tmp1[wordlength-1];
20
                                  // Saturate logic.
        if (ovf_tmp0)
        z1r tmp1 = (ex_reg0) ? {1'b1,{wordlength-1{1'b0}}} :
                {1'b0,{wordlength-1{1'b1}}};
        \{ex reg1,z1i\_tmp1\} = in\_x1i + in\_x2i;
25
        ovf tmp1 = in_x1i[wordlength-1] &&
                                                   // Overflow check.
            in x2i[wordlength-1] &&
            ~z1i_tmp1[wordlength-1] ||
            ~in x1i[wordlength-1] &&
             ~in x2i[wordlength-1] &&
30
             z1i_tmp1[wordlength-1];
                                   // Saturate logic.
        if (ovf_tmp1)
        z1i tmp1 = (ex_reg1) ? {1'b1,{wordlength-1{1'b0}}} :
                  {1'b0,{wordlength-1{1'b1}}};
35
        \{ex reg2, z2r tmp1\} = in_x1r - in_x2r;
        ovf tmp2 = in_x1r[wordlength-1] &&
                                                    // Overflow check.
            ~in x2r[wordlength-1] &&
              ~z2r_tmp1[wordlength-1] ||
           ~in_x1r[wordlength-1] &&
40
              in x2r[wordlength-1] &&
            z2r tmp1[wordlength-1];
                                   // Saturate logic.
        if (ovf tmp2)
         z2r tmp1 = (ex_reg2) ? {1'b1,{wordlength-1{1'b0}}} :
                 {1'b0,{wordlength-1{1'b1}}};
 45
        \{ex reg3, z2i\_tmp1\} = in\_x1i - in\_x2i;
         ovf tmp3 = in_x1i[wordlength-1] &&
                                                    // Overflow check.
            ~in x2i[wordlength-1] &&
            ~z2i tmp1[wordlength-1] ||
 50
            ~in_x1i[wordlength-1] &&
            in x2i[wordlength-1] &&
              z2i_tmp1[wordlength-1];
                                   // Saturate logic.
         if (ovf tmp3)
         z2i \ tmp1 = (ex_reg3) ? {1'b1,{wordlength-1{1'b0}}} :
 55
                 {1'b0,{wordlength-1{1'b1}}};
```

```
// Output stage with two channel mux.
       if (!in s)
        begin: mux passthru
5
           z1r tmp2 = in x1r;
           z1i \text{ tmp2} = in_x1i;
           z2r tmp2 = in_x2r;
           z2i tmp2 = in_x2i;
        end
10
        else
        begin: mux_computing
           z1r tmp2 = z1r tmp1;
           z1i_{mp2} = z1i_{mp1};
           z2r tmp2 = z2r tmp1;
           z2i tmp2 = z2i tmp1;
15
         end
       end
       assign out_z1r = z1r_tmp2;
       assign out z1i = z1i_tmp2;
20
       assign out z2r = z2r_tmp2;
       assign out z2i = z2i tmp2;
        always @(posedge clk)
                         // Butterfly completes at the end of clock cycle 0.
        if (enable_1)
25
         ovf tmp <= in s && (ovf tmp0 || ovf tmp1 || ovf tmp2 || ovf tmp3);
        assign out ovf = ovf_tmp;
        'ifdef OVERFLOW DEBUG_LOW_LEVEL
30
        // Debug code to display overflow output of a particular adder.
        // Concurrently monitor overflow flag and halt on overflow.
        always @(ovf_tmp or ovf_tmp0 or ovf_tmp1 or ovf_tmp2 or ovf_tmp3)
        if (ovf tmp)
35
         begin
           if (ovf_tmp0) $display("ovf_tmp0 on BF2I = ",ovf_tmp0);
if (ovf_tmp1) $display("ovf_tmp1 on BF2I = ",ovf_tmp1);
if (ovf_tmp2) $display("ovf_tmp2 on BF2I = ",ovf_tmp2);
            if (ovf tmp3) $display("ovf tmp3 on BF2I = ",ovf tmp3);
40
            $stop;
         end
         endif
       endmodule
45
                                                 Listing 2
       // Sccsld: %W% %G%
            Copyright (c) 1997 Pioneer Digital Design Centre Limited
 50
        Author: Dawood Alam.
        Description: Verilog code for butterfly processor BF2II. (RTL)
 55
        Notes: Computes second stage in radix 4 calculation.
```

```
'timescale 1ns / 100ps
      module fft bf2ll (clk, enable 1, in_x1r, in x1i, in x2r, in x2i, in_s, in_t,
 5
            out z1r, out_z1i, out_z2r, out_z2i, out_ovf);
                      wordlength = 5;
                                           // Data wordlength.
       parameter
                              // Master clock.
                  clk,
10
       input
                               // Enable on clock 3.
              enable_1,
                             // Control line.
                in s,
                            // Control line.
                 in_t;
       input [wordlength-1:0] in_x1r,
                                            // Input I from memory.
                            // Input Q from memory.
15
              in x1i,
                              // Input I stage n-1.
                 in x2r,
                              // Input Q stage n-1.
                 in x2i;
                                  // Overflow flag.
                   out_ovf;
       output
       output [wordlength-1:0] out_z1r,
                                              // Output I to stage n+1
20
                              // Output Q to stage n+1
               out z1i,
                 out_z2r,
                                // Output I to memory.
                 out_z2i;
                                // Output Q to memory.
25
       wire [wordlength-1:0] in_x1r,
               in x1i,
                 in_x2r,
                 in_x2i,
               out z1r,
                 out z1i,
30
                 out z2r,
                 out z2i;
                  in_s,
       wire
               in_t,
                 enable 1,
35
                 out_ovf,
                 control;
        reg [wordlength-1:0] z1r_tmp1,
40
               z1i tmp1,
                 z2r_tmp1,
                 z2i tmp1,
               z1r_tmp2,
                 z1i_tmp2,
                 z2r_tmp2,
 45
                 z2i_tmp2,
                x2ri_tmp1,
                  x2ri tmp2;
                  ovf_tmp,
        reg
                ovf tmp0,
 50
                ovf tmp1,
                  ovf_tmp2,
                  ovf tmp3,
                ex_reg0,
                  ex reg1,
 55
                  ex_reg2,
```

```
ex_reg3;
      assign control = in_s && !in_t;
      always @(in_s or control or in_x1r or in_x1i or in x2r or in x2i)
5
       // Crosspoint switch, used in computing complex j values.
       if (control)
        begin: switch_crossed
        x2ri tmp1 = in_x2i; // i -> r.
10
        x2ri^{-}tmp2 = in_{x}2r; // r -> i.
        end
       else
        begin: switch_thru
         x2ri_tmp1 = in_x2r; // r -> r.
15
         x2ri_tmp2 = in_x2i; // i -> i.
        end
        \{ex_reg0,z1r_tmp1\} = in_x1r + x2ri_tmp1;
        ovf tmp0 = in_x1r[wordlength-1] &&
                                                    // Overflow check.
20
            x2ri tmp1[wordlength-1] &&
             ~z1r tmp1[wordlength-1] ||
            ~in x1r[wordlength-1] &&
             ~x2ri tmp1[wordlength-1] &&
             z1r tmp1[wordlength-1];
25
                                   // Saturate logic.
        if (ovf tmp0)
        z1r tmp1 = (ex_reg0) ? {1'b1,{wordlength-1{1'b0}}} :
                {1'b0,{wordlength-1{1'b1}}};
        \{ex_reg1, z1i_tmp1\} = (control) ? in_x1i - x2ri_tmp2:in_x1i + x2ri_tmp2;
30
        ovf tmp1 = in_x1i[wordlength-1] &&
                                                   // Overflow check.
            (control ^ x2ri_tmp2[wordlength-1]) && // Deals with a
              ~z1i tmp1[wordlength-1]
            ~in x1i[wordlength-1] &&
              ~(control ^ x2ri_tmp2[wordlength-1]) &&
35
              z1i_tmp1[wordlength-1];
                                   // Saturate logic.
        if (ovf_tmp1)
         z1i_tmp1 = (ex_reg1) ? {1'b1,{wordlength-1{1'b0}}} :
                 {1'b0,{wordlength-1{1'b1}}};
 40
         \{ex_reg2,z2r_tmp1\} = in_x1r - x2ri_tmp1:
        ovf tmp2 = in_x1r[wordlength-1] &&
                                                     // Overflow check.
              ~x2ri_tmp1[wordlength-1] &&
                                                  // Deals with a
              ~z2r tmp1[wordlength-1] |
                                                // - input.
            ~in x1r[wordlength-1] &&
 45
              x2ri tmp1[wordlength-1] &&
              z2r tmp1[wordlength-1];
                                    // Saturate logic.
         if (ovf tmp2)
         z2r tmp1 = (ex_reg2) ? {1'b1,{wordlength-1{1'b0}}} :
                 {1'b0,{wordlength-1{1'b1}}};
 50
         \{ex_reg3, z2i_tmp1\} = (control)? in_x1i + x2ri_tmp2:in_x1i - x2ri_tmp2;
         ovf_tmp3 = in_x1i[wordlength-1] &&
                                                   // Overflow check.
             ~(control ^x2ri_tmp2[wordlength-1]) && // Deals with a
              ~z2i tmp1[wordlength-1] |
                                                // -/+ input.
 55
             ~in x1i[wordlength-1] &&
```

```
(control ^ x2ri_tmp2[wordlength-1]) &&
            z2i tmp1[wordlength-1];
                                 // Saturate logic.
       if (ovf tmp3)
        z2i tmp1 = (ex_reg3) ? {1'b1,{wordlength-1{1'b0}}} :
5
               {1'b0,{wordlength-1{1'b1}}};
       // Output stage with two channel mux.
       if (!in_s)
        begin: mux_passthru
          z1r_tmp2 = in_x1r_t
10
          z1i tmp2 = in_x1i;
          z2r_{tmp2} = x2r_{tmp1};
          z2i tmp2 = x2ritmp2;
        end
15
       else
        begin: mux_computing
          z1r_tmp2 = z1r_tmp1;
          z1i_{mp2} = z1i_{mp1};
          z2r_tmp2 = z2r_tmp1;
          z2i tmp2 = z2i tmp1;
20
        end
       end
       assign out_z1r = z1r_tmp2;
       assign out z1i = z1i tmp2;
25
       assign out z2r = z2r_tmp2;
       assign out z2i = z2i_tmp2;
30
       always @(posedge clk)
                        // Butterfly completes at the end of clock cycle 0.
        if (enable 1)
        ovf tmp <= in_s && (ovf_tmp0 || ovf_tmp1 || ovf_tmp2 || ovf_tmp3);
        assign out ovf = ovf_tmp;
35
        'ifdef OVERFLOW_DEBUG_LOW_LEVEL
        // Debug code to display overflow output of a particular adder.
        // Concurrently monitor overflow flag and halt on overflow.
        always @(ovf_tmp or ovf_tmp0 or ovf_tmp1 or ovf_tmp2 or ovf_tmp3)
40
        if (ovf_tmp)
         begin
           if (ovf_tmp0) $display("ovf_tmp0 on BF2II = ",ovf_tmp0);
           if (ovf_tmp1) $display("ovf_tmp1 on BF2II = ",ovf_tmp1);
           if (ovf_tmp2) $display("ovf_tmp2 on BF2II = ",ovf_tmp2);
 45
           if (ovf tmp3) $display("ovf_tmp3 on BF2II = ",ovf_tmp3);
           $stop;
         end
         endif
 50
       endmodule
                                              Listing 3
       // Sccsld: %W% %G%
 55
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
```

```
Author: Dawood Alam.
      Description: Verilog code for a variable size ROM with complex data store.
 5
      Notes: Used to store complex Twiddle factors.
      10
      'timescale 1ns / 100ps
      module fft_rom (clk, enable_3, address, rom_data);
                      c_wordlength = 1; // Coeff wordlength.
      parameter
15
                      rom_AddressSize = 1; // Address size.
      parameter
      parameter FILE = "../.././fft/src/lookup_tables/lu_10bit_2048pt_scaleX";
                      // Lookup tab filename. (Listings 16, 17)
                   clk,
      input
20
               enable 3;
      input [rom_AddressSize-1:0] address;
      output [c_wordlength-1:0] rom data;
      reg [c_wordlength*2-1:0] rom [0:(1 << rom_AddressSize)-1];
reg [c_wordlength*2-1:0] b_tmp1,</pre>
25
               rom data;
      always @(address)
30
       b tmp1 = rom[address];
      always @(posedge clk)
       if (enable_3)
       rom_data <= b_tmp1;
35
      initial
       $readmemb(FILE, rom);
      endmodule
40
                                          Listing 4
      // Sccsld: %W% %G%
45
         Copyright (c) 1997 Pioneer Digital Design Centre Limited
      Author: Dawood Alam.
      Description: Verilog code for variable length single bit shift register.
50
      Notes : Used to delay pipeline control signals by "length" clocks.
55
      'timescale 1ns / 100ps
```

```
module fft sr 1bit (clk, enable_3, in_data, out_data);
      parameter
                       length = 1;
                                       // Shift reg length.
5 .
                   clk,
                             // Master clock;
      input
               enable 3;
                               // Enable on clock 3.
                  in data;
                                // Input data.
      input
                                   // Output data.
                    out data;
       output
10
                  shift_reg [length-1:0]; // Shift register.
       reg
       wire
                   out data;
                  clk,
       wire
                enable_3;
15
                    i;
       integer
       always @ (posedge clk)
       if (enable_3)
        begin
20
          for (i = (length-1); i >= 0; i = i - 1)
           if (i == 0)
            shift reg[0] <= in data;
                                         // Force input to SR.
            shift reg[i] <= shift_reg[i-1];
                                           // Shift data once.
25
       assign out_data = shift_reg[length-1];
      endmodule
30
                                              Listing 5
      // Sccsld: %W% %G%
          Copyright (c) 1997 Pioneer Digital Design Centre Limited
35
       Author: Dawood Alam.
       Description: Verilog code for a dual-port FIFO. (RTL)
40
       Notes: Used as a pipeline register to delay address into the address
           decoder.
45
       'timescale 1ns / 100ps
       module fft_sr_addr (clk, enable_3, in_data, out_data);
                        wordlength = 1; // Data wordlength I/Q.
50
       parameter
                                        // Shift reg length.
                        length = 1;
       parameter
                              // Master clock;
        input
                    clk,
                 enable_3;
                                // Enable on clock 3.
        input [wordlength-1:0] in_data;
                                             // SR input data.
 55
        output [wordlength-1:0] out_data;
                                               // SR output data.
```

```
reg [wordlength-1:0] shift_reg [length-1:0]; // Shift register.
        wire [wordlength-1:0] out_data;
        wire
                    cik,
 5
                 enable 3;
        integer
                     j;
        always @ (posedge clk)
        if (enable 3)
10
         begin
         for (i = (length-1); i >= 0; i = i - 1)
            if (i == 0)
            shift_reg[0] <= in_data; // Force input to SR.
15
            shift_reg[i] <= shift_reg[i-1];</pre>
                                            // Shift data once.
       assign out_data = shift_reg[length-1];
       endmodule
20
                                              Listing 6
      // Sccsld: %W% %G%
      /* Copyright (c) 1997 Pioneer Digital Design Centre Ltd.
25
        Author: Dawood Alam.
        Description: Verilog code for an signed twiddle factor multiplier. (RTL)
        Notes : Single multiplexed multiplier and 2 adders employed to
30
            perform 3 multiplies and 5 additions. Pipeline depth = 2.
            ar/ai = Complex data, br/bi = Complex coefficient.
            bi +/- br could be pre-calculated in the ROM lookup, however
           in this implementation it is NOT an overhead as this path is
35
               shared by ar + ai. */
      'timescale 1ns / 100ps
      module fft_complex_mult_mux (clk, c2, in_ar, in_ai, in_br, in_bi,
40
                     out cr, out ci, out ovf);
                       wordlength = 12;
       parameter
                                           // Data wordlength...
                       c wordlength = 10; // Coeff wordlength.
       parameter
                       mult scale = 4;
       parameter
                                           // multiplier scalling,
45
                        // 1 = /4096, 2 = /2048.
                        //3 = /1024, 4 = /512.
       input [wordlength-1:0] in_ar,
                                           // Data input I.
                        // Data input Q.
                in ai:
50
       input [c_wordlength-1:0] in br.
                                             // Coefficient input I.
                           // Coefficient input Q.
                in_bi;
       input
                   clk;
                             // Master clock.
                                 // Two bit count line.
       input [1:0]
                      c2;
                    out ovf;
                                  // Overflow flag.
       output [wordlength-1:0] out cr.
55
                                             // Data output I.
                            // Data output Q.
                out ci:
```

```
wire [wordlength-1:0] in_ar,
               in ai,
5
                  br_tmp,
                  bi_tmp,
                  out cr.
                  out_ci;
       wire [c_wordlength-1:0] in_br,
10
                in bi;
                   enable_0,
       wire
                  enable_1,
                  enable_2,
                  enable_3;
                      c2;
15
       wire [1:0]
       reg [wordlength-1:0] in_ai tmp,
                in_ar_tmp,
                  abr_tmp,
20
                abi tmp,
                  abri_tmp1,
                  abri_tmp2,
                  abri tmp4,
                  coeff_tmp1,
25
                mpy_tmp1,
                  sum_tmp0,
                  sum_tmp1,
                  sum tmp2,
                  acc tmp,
                  store_tmp,
30
                  cr tmp,
                  ci_tmp;
       reg [wordlength*2-1:0] abri_tmp3,
                mpy_tmp2,
                  coeff_tmp2;
35
                  ovf_tmp0,
       reg
                ovf_tmp1,
                  ovf_tmp2,
                  ovf tmp3,
40
                ex reg0,
                  ex reg1,
                  c1, c3, c4;
       // Enable signals for registers.
45
       assign enable_0 = \simc2[1] && \simc2[0];
       assign enable_1 = \simc2[1] && c2[0];
        assign enable 2 = c2[1] \&\& \sim c2[0];
        assign enable 3 = c2[1] \&\& c2[0];
        // Sign extend coefficients from c_wordlength bits to wordlength.
50
        assign br_tmp = {{(wordlength-c_wordlength){in_br[c_wordlength-1]}},in_br};
        assign bi_tmp = {{(wordlength-c_wordlength){in_bi[c_wordlength-1]}},in_bi};
        // Combinational logic before pipeline register.
        always @(in_ar or br_tmp or in_ai or bi_tmp or c2)
55
        begin
```

D.;

ř.

```
c1 = c2[0] | | c2[1];
        c3 = c2[1];
        if (!c1)
 5
          begin
          abr tmp = in_ar;
          abi_tmp = in_ai;
          end
        else
10
          begin
          abr tmp = br tmp;
          abi tmp = bi tmp;
          end
15
        if (c3)
          {ex_reg0,abri_tmp4} = abi_tmp - abr_tmp;
          {ex_reg0,abri_tmp4} = abi_tmp + abr_tmp;
        ovf tmp0 = abi_tmp[wordlength-1] &&
20
                                                    // Overflow check.
            (c3 ^ abr_tmp[wordlength-1]) &&
                                                 // Deals with a
            ~abri_tmp4[wordlength-1] |
                                              // +/- input.
            ~abi_tmp[wordlength-1] &&
            ~(c3 ^ abr_tmp[wordlength-1]) &&
            abri tmp4[wordlength-1];
25
        if (ovf_tmp0)
                                  // Saturate logic.
          abri tmp1 = (ex_reg0) ? {1'b1,{wordlength-1{1'b0}}} :
                {1'b0,{wordlength-1{1'b1}}};
30
        else
          abri_tmp1 = abri_tmp4;
       end
35
       // Combinational logic after pipeline register.
       always @(in_ar_tmp or in_ai_tmp or br_tmp or c2 or store_tmp or abri_tmp2)
       begin
        c4 = c2[1] && \sim c2[0];
40
        case (c2)
        2'b00:
         begin
           coeff tmp1 = in ar tmp;
           sum tmp0 = store tmp;
          end
45
        2'b01:
         begin
           coeff tmp1 = br tmp;
           sum tmp0 = \{wordlength-1\{1'b0\}\};
50
          end
        2'b10:
         begin
           coeff tmp1 = in ai tmp;
           sum tmp0 = store tmp;
55
          end
        2'b11:
```

```
begin
          coeff_tmp1 = in_ar_tmp;
          sum tmp0 = store_tmp;
 5
        endcase
        abri_tmp3 = {{wordlength{abri_tmp2[wordlength-1]}},abri_tmp2}; // extnd
        coeff_tmp1 = {{wordlength{coeff_tmp1[wordlength-1]}},coeff_tmp1};// extnd
        mpy_tmp2 = (abri_tmp3 * coeff_tmp2);
10
        mpy tmp1 = mpy_tmp2[wordlength*2-mult_scale:wordlength-(mult_scale-1)];
          {ex_reg1,sum_tmp2} = sum_tmp0 - mpy_tmp1 - mpy_tmp2[wordlength-mult_scale];
15
        else
          {ex_reg1,sum_tmp2}
                                                                         sum tmp0
                                                mpy_tmp1
      mpy_tmp2[wordlength-mult_scale];
        ovf tmp1 = (c4 ^ mpy_tmp1[wordlength-1]) &&
                                                           // Overflow check.
            sum_tmp0[wordlength-1] &&
                                               // Deals with a
20
            ~sum tmp2[wordlength-1] |
                                              // +/- input.
            ~(c4 ^ mpy_tmp1[wordlength-1]) && ~sum_tmp0[wordlength-1] &&
            ~sum_tmp0[wordlength-1];
sum_tmp2[wordlength-1];
// Saturate logic.
25
        if (ovf tmp1)
          sum tmp1 = (ex_reg1) ? {1'b1,{wordlength-1{1'b0}}} :
                 {1'b0,{wordlength-1{1'b1}}};
           sum tmp1 = sum_tmp2;
30
        end
        // Pipeline registers for I/Q data paths and intermediate registers.
        always @(posedge clk)
         begin
           if (enable_2) // Enable on 2nd clock.
35
                                             // Temp store.
            acc tmp <= sum tmp1;
           if (enable_3) // Enable on 3rd clock.
           cr_tmp <= acc_tmp;
                                           // Pipeline reg cr
 40
           if (enable_3) // Enable on 3rd clock.
                                            // Pipeline reg ci
            ci tmp <= sum tmp1;
           if(enable 1)
                                             // Temp store.
          store_tmp <= sum_tmp1;
 45
           if (enable 2)
            in_ar_tmp <= in_ar;
                                          // Reg i/p to mpy.
            if (enable_1)
 50
                                         // Reg i/p to mpy.
            in ai_tmp <= in_ai;
            if (enable_0 || enable_1 || enable_2)
            abri tmp2 <= abri_tmp1;
                                              // Pipeline reg.
 55
          end
```

Δ

0

```
// Register ovf outputs before final OR, else whole complex multiplier is
       // treated as combinational, and the intermediate pipeline reg is ignored.
       always @(posedge clk)
      // if (enable_0 || enable_1 || enable_2)
 5
        ovf tmp2 <= ovf tmp0;
       always @(posedge clk)
       ovf tmp3 <= ovf tmp1;
       assign out_ovf = ovf_tmp2 || ovf_tmp3;
10
       `ifdef OVERFLOW_DEBUG_LOW_LEVEL
       // Debug code to display overflow output of a particular adder.
       // Concurrently monitor overflow flag and halt on overflow.
15
       always @(posedge clk)
       if (out ovf)
        begin
        if (ovf_tmp2) $display("ovf_tmp0 on complex multiplier = ",ovf_tmp2);
         if (ovf tmp3) $display("ovf_tmp1 on complex multiplier = ",ovf tmp3);
20
         $stop:
        end
       else
       `endif
25
       assign out_cr = cr_tmp;
       assign out ci = ci tmp;
      endmodule
30
                                            Listing 7
      // Sccsld: %W% %G%
          Copyright (c) 1997 Pioneer Digital Design Centre Limited
35
       Author: Dawood Alam.
       Description: Verilog code for a dual-port FIFO with complex data store. (RTL)
40
       Notes : A variable bitwidth FIFO shift register for intermediate I/Q
           calculations.
45
      `timescale 1ns / 100ps
      module fft_sr_iq (clk, enable_3, in_xr, in_xi, out_xr, out_xi);
50
                       wordlength = 1; // Data wordlength I/Q.
       parameter
       parameter
                       length = 1;
                                     // Shift reg length.
       input
                  clk.
                            // Master clock:
               enable_3;
                            // Enable on clock 3.
55
       input [wordlength-1:0] in xr,
                                         // SR input data, I.
                           // SR input data, Q.
```

```
output [wordlength-1:0] out_xr,
                                             // SR output data I.
                            // SR output data Q.
               out xi;
            [wordlength-1:0] shift_r [length-1:0]; // SR for I data.
      reg [wordlength-1:0] shift i [length-1:0]; // SR for Q data/
5
      wire [wordlength-1:0] out_xr,
                out xi;
                   clk,
      wire
                enable 3;
10
      integer
       always @ (posedge clk)
       if (enable_3)
15
        begin
          for (i = (length-1); i >= 0; i = i - 1)
           begin
            if (i == 0)
            begin
          shift r[0] \le in_xr;
                                   // Force input I to SR.
20
              shift i[0] <= in_xi;
                                       // Force input Q to SR.
            end
            else
            begin
          shift_r[i] <= shift_r[i-1]; // Shift data I once.
25
               shift_i[i] <= shift_i[i-1]; // Shift data Q once.
           end
        end
30
       assign out_xr = shift_r[length-1];
       assign out xi = shift_i[length-1];
       endmodule
                                              Listing 8
35
       // Sccsld: %W% %G%
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
40
       Author: Dawood Alam.
        Description: Verilog code for 8 hardwired coefficients in a lookup table, of
           which 4 are unique values.
45
        Notes: Used to store complex Twiddle factors. 8 point FFT twiddle factor
            coefficients (Radix 4+2). Coefficients stored as non-fractional
            10 bit integers. Real Coefficient (cosine value) is coefficient
            high-byte. Imaginary Coefficient (sine value) is coefficient
            low-byte. Coefficient addresses are delayed by a pipeline depth
 50
            of 5, i.e. equivalent to case table values being advanced by 5.
       'timescale 1ns / 100ps
 55
```

```
module fft_hardwired_lu0 (clk, enable_3, address, out_br, out_bi);
                      c wordlength = 10; // Coeff wordlength.
      parameter
                     rom_AddressSize = 3; // Address bus size.
      parameter
5
                  clk.
      input
               enable 3;
      input [rom_AddressSize-1:0] address:
      output [c wordlength-1:0] out_br, out_bi;
10
      reg [c wordlength*2-1:0] b_tmp1,
               b_tmp2;
      always @(address)
15
      case (address)
       3'd0: b tmp1 = 20'b0101101010_1010010110; // W1_8 = +0.707107 -0.707107
       3'd2: b tmp1 = 20'b1010010110 1010010110; // W3 8 = -0.707107 -0.707107
       default.b tmp1 = 20'b0111111111 0000000000;// \overline{W0} 8 = +1.000000 -0.000000
20
      endcase
      always @(posedge clk)
       if (enable 3)
       b tmp2 <= b_tmp1;
25
      assign out br = b_tmp2[c_wordlength*2-1:c_wordlength];
      assign out bi = b_tmp2[c_wordlength-1:0];
30
      endmodule
                                          Listing 9
      // Sccsld: %W% %G%
35
          Copyright (c) 1997 Pioneer Digital Design Centre Limited
       Author: Dawood Alam.
40
       Description: Verilog code for 32 hardwired coefficients in a lookup table, of
          which 16 are unique values.
       Notes: Used to store complex Twiddle factors. 32 point FFT twiddle
          factor coefficients (Radix 4+2). Coefficients stored as
45
          non-fractional 10 bit integers. Real Coefficient (cosine value)
           is coefficient high-byte. Imaginary Coefficient (sine value) is
           coefficient low-byte. Coefficient addresses are delayed by a
           pipeline depth of 4, i.e. equivalent to case table values being
           advanced by 4.
 50
       'timescale 1ns / 100ps
 55
       module fft hardwired lu1 (clk, enable_3, address, out_br, out_bi);
```

```
c wordlength = 10; // Coeff wordlength.
       parameter
                        rom AddressSize = 5; // Address bus size.
       parameter
                    cik.
 5
       input
                 enable 3;
       input [rom_AddressSize-1:0] address:
       output [c_wordlength-1:0] out_br, out_bi;
10
       reg [c wordlength*2-1:0] b_tmp1,
                 b tmp2;
       always @(address)
       case (address)
15
        5'd5.
        5'd14:b tmp1 = 20'b0111011001_1100111100;// W02_32 = +0.923880 -0.382683
        5'd16:b tmp1 = 20'b0101101010_1010010110; // W04_32 = +0.707107 -0.707107
20
        5'd7.
        5'd18
        5'd22;b tmp1 = 20'b0011000100_{1000100111};// W06_32 = +0.382683_{1000100100111}
        5'd8: b_tmp1 = 20'b0000000000_1000000000;// W08_32 = +0.000000 -1.000000
        5'd9: b_tmp1 = 20'b1100111100_1000100111;// W10_32 = -0.382683 -0.923880
25
        5'd10,
        5'd24:b tmp1 = 20'b1010010110_1010010110;// W12_32 = -0.707107 -0.707107
        5'd11:b_tmp1 = 20'b1000100111_1100111100;// W14_32 = -0.923880 -0.382683
        5'd13:b tmp1 = 20'b0111110110 1110011100: // W01 32 = +0.980785 -0.195090
        5'd21:b_tmp1 = 20'b0110101010_1011100100;// W03_32 = +0.831470 -0.555570 5'd17:b_tmp1 = 20'b0100011100_1001010110;// W05_32 = +0.555570 -0.831470 5'd19:b_tmp1 = 20'b0001100100_1000001010;// W07_32 = +0.195090 -0.980785
30
         5'd23:b_tmp1 = 20'b1110011100_1000001010;// W09_32 = -0.195090 -0.980785
         5'd25:b_tmp1 = 20'b1000001010_1110011100;// W15_32 = -0.980785 -0.195090
         5'd26:b_tmp1 = 20'b1000100111_0011000100;// W18_32 = -0.923880 +0.382683
5'd27:b_tmp1 = 20'b1011100100_0110101010;// W21_32 = -0.555570 +0.831470
 35
         default: \overline{b}_tmp1 = 20'b0111111111_0000000000;// \overline{W00}_32 = +1.000000 -0.000000
        endcase
        always @(posedge clk)
 40
         if (enable 3)
          b tmp2 \le b_tmp1;
         assign out_br = b_tmp2[c_wordlength*2-1:c_wordlength];
         assign out bi = b tmp2[c_wordlength-1:0];
 45
        endmodule
                                                 Listing 10
 50
        // Sccsld: %W% %G%
            Copyright (c) 1997 Pioneer Digital Design Centre Limited
 55
         Author: Dawood Alam.
```

Description: Verilog code for 128 hardwired coefficients in a lookup table, of which 64 are unique values.

Notes: Used to store complex Twiddle factors. 128 point FFT twiddle factor coefficients (Radix 4+2). Coefficients stored as non-fractional 10 bit integers. Real Coefficient (cosine value) is coefficient high-byte. Imaginary Coefficient (sine value) is coefficient low-byte. Coefficient addresses are delayed by a pipeline depth of 3, i.e. equivalent to case table values being advanced by 3.

```
15 'timescale 1ns / 100ps
```

module fft_hardwired_lu2 (clk, enable_3, address, out_br, out_bi);

parameter c_wordlength = 10; // Coeff wordlength.
20 parameter rom_AddressSize = 7; // Address bus size.

input clk, enable_3;

input [rom_AddressSize-1:0] address;

output [c_wordlength-1:0] out_br, out_bi;

30 always @(address)

25

case (address)

7'd36:b_tmp1 = 20'b0111111111_1111100111; //W01_128=+0.998795 -0.049068 7'd4,

7'd37:b_tmp1 =20'b0111111110_1111001110; //W02_128=+0.995185 -0.098017 7'd38, 7'd68:b_tmp1 =20'b0111111010_1110110101; //W03_128=+0.989177 -0.146730

7'd5, 7'd39:b tmp1 =20'b0111110110_1110011100; //W04_128=+0.980785 -0.195090

7'd39:b_tmp1 =20'b0111110110_1110011100, //W04_128=+0.970031 -0.242980
7'd40:b_tmp1 =20'b0111110001_1110000100; //W05_128=+0.970031 -0.242980
7'd6,
7'd41.

7'd69:b_tmp1 = 20'b0111101010_1101101011; //W06_128=+0.956940 -0.290285 7'd42:b_tmp1 = 20'b0111100010_1101010100; //W07_128=+0.941544 -0.336890

7'd7, 7'd43:b_tmp1 =20'b0111011001_1100111100; //W08_128=+0.923880 -0.382683 7'd44, 7'd70:b_tmp1 =20'b0111001111_1100100101; //W09_128=+0.903989 -0.427555

7'd8, 7'd45:b_tmp1 =20'b0111000100_1100001111; //W10_128=+0.881921 -0.471397 7'd46:b_tmp1 =20'b0110110111_1011111001; //W11_128=+0.857729 -0.514103 7'd9.

7'd47, 7'd71:b_tmp1 =20'b0110101010_1011100100; //W12_128=+0.831470 -0.555570 7'd48:b_tmp1 =20'b0110011011_1011001111; //W13_128=+0.803208 -0.595699 7'd10.

55

```
7'd49:b tmp1 =20'b0110001100 1010111011; //W14_128=+0.773010 -0.634393
       7'd50,
       7'd72:b tmp1 =20'b0101111011_1010101000; //W15 128=+0.740951 -0.671559
       7'd11.
       7'd51:b_tmp1 =20'b0101101010_1010010110; //W16_128=+0.707107 -0.707107
 5
       7'd52:b_tmp1 = 20'b0101011000_1010000101; //W17_128=+0.671559 -0.740951
       7'd12,
       7'd73.
       7'd53:b tmp1 =20'b0101000101 1001110100; //W18 128=+0.634393 -0.773010
       7'd54:b_tmp1 = 20'b0100110001_1001100101; //W19_128=+0.595699 -0.803208
10
       7'd55:b_tmp1 = 20'b0100011100_1001010110; //W20 128 = +0.555570 -0.831470
        7'd74,
        7'd56:b tmp1 =20'b0100000111_1001001001; //W21_128=+0.514103 -0.857729
        7'd14,
15
        7'd57:b tmp1 =20'b0011110001_1000111100; //W22_128=+0.471397 -0.881921
        7'd58:b_tmp1 =20'b0011011011_1000110001; //W23_128=+0.427555 -0.903989
        7'd15,
        7'd75.
        7'd59:b tmp1 =20'b0011000100_1000100111; //W24 128=+0.382683 -0.923880
20
        7'd60:b_tmp1 = 20'b0010101100_1000011110; //W25_128=+0.336890 -0.941544
        7'd61:b tmp1 =20'b0010010101 1000010110; //W26 128=+0.290285 -0.956940
        7'd76,
        7'd62:b tmp1 =20'b0001111100_1000001111; //W27_128=+0.242980 -0.970031
25
        7'd17,
        7'd63:b_tmp1 =20'b0001100100_1000001010; //W28_128=+0.195090 -0.980785
        7'd64:b_tmp1 = 20'b0001001011_1000000110; //W29_128=+0.146730 -0.989177
        7'd18,
        7'd77,
30
        7'd65:b tmp1 = 20'b0000110010_1000000010; //W30_128 = +0.098017 -0.995185
        7'd66:b_tmp1 =20'b0000011001_1000000001; //W31_128=+0.049068 -0.998795
7'd19:b_tmp1 =20'b0000000000_1000000000; //W32_128=+0.000000 -1.000000
7'd78:b_tmp1 =20'b1111100111_1000000001; //W33_128=-0.049068 -0.998795
        7'd20:b_tmp1 = 20'b1111001110_1000000010; //W34_128=-0.098017 -0.995185
35
        7'd79,
        7'd21:b tmp1 =20'b1110011100_1000001010; //W36_128=-0.195090 -0.980785
        7'd22:b_tmp1 =20'b1101101011_1000010110; //W38_128=-0.290285 -0.956940 7'd80:b_tmp1 =20'b1101010100_1000011110; //W39_128=-0.336890 -0.941544
        7'd23:b_{tmp1} = 20'b1100111100_{1000100111}; //W40_{128} = -0.382683 -0.923880
40
         7'd81.
        7'd24:b tmp1 =20'b1100001111_1000111100; //W42_128=-0.471397 -0.881921
        7'd25:b_tmp1 =20'b1011100100_1001010110; //W44_128=-0.555570 -0.831470 7'd82:b_tmp1 =20'b1011001111_1001100101; //W45_128=-0.595699 -0.803208
        7'd26:b_tmp1 = 20'b1010111011_1001110100; //W46_128=-0.634393 -0.773010
 45
         7'd83,
         7'd27:b tmp1 =20'b1010010110_1010010110; //W48_128=-0.707107 -0.707107
         7'd28:b_tmp1 =20'b1001110100_1010111011; //W50_128=-0.773010 -0.634393 7'd84:b_tmp1 =20'b1001100101_1011001111; //W51_128=-0.803208 -0.595699
         7'd29:b^{-}tmp1 = 20'b1001010110_{1011100100}; /W52_{128} = -0.831470 -0.555570
 50
         7'd85,
         7'd30:b tmp1 =20'b1000111100_1100001111; //W54_128=-0.881921 -0.471397
         7'd31:b_tmp1 =20'b1000100111_1100111100; //W56_128=-0.923880 -0.382683 7'd86:b_tmp1 =20'b1000011110_1101010100; //W57_128=-0.941544 -0.336890
         7'd32:b_tmp1 =20'b1000010110_1101101011; //W58_128=-0.956940 -0.290285
 55
         7'd87,
```

```
7'd33:b tmp1 =20'b1000001010_1110011100; //W60_128=-0.980785 -0.195090
        7'd34:b_tmp1 =20'b1000000010_1111001110; //W62_128=-0.995185 -0.098017
7'd88:b_tmp1 =20'b1000000001_1111100111; //W63_128=-0.998795 -0.049068
7'd89:b_tmp1 =20'b1000000010_0000110010; //W66_128=-0.995185 +0.098017
         7'd90:b_tmp1 = 20'b1000001111_0001111100; //W69_128=-0.970031 +0.242980
 5
         7'd91:b_tmp1 = 20'b1000100111_0011000100; //W72_128=-0.923880 +0.382683
         7'd92:b_tmp1 =20'b1001001001_0100000111; //W75_128=-0.857729 +0.514103 7'd93:b_tmp1 =20'b1001110100_0101000101; //W78_128=-0.773010 +0.634393 7'd94:b_tmp1 =20'b1010101000_0101111011; //W81_128=-0.671559 +0.740951 7'd95:b_tmp1 =20'b10111100100_0110101010; //W84_128=-0.555570 +0.831470
10
         7'd96:b_tmp1 = 20'b1100100101_0111001111; //W87_128=-0.427555 +0.903989
         7'd97:b_tmp1 =20'b1101101011_0111101010; //W90_128=-0.290285 +0.956940 7'd98:b_tmp1 =20'b1110110101_0111111010; //W93_128=-0.146730 +0.989177 default:b_tmp1 =20'b0111111111_0000000000; //W00_128=+1.000000 -0.000000
        endcase
15
        always @(posedge clk)
         if (enable_3)
          b tmp2 <= b_tmp1;
20
         assign out_br = b_tmp2[c_wordlength*2-1:c wordlength];
         assign out bi = b tmp2[c wordlength-1:0];
        endmodule
25
                                                       Listina 11
        // Sccsld: %W% %G%
             Copyright (c) 1997 Pioneer Digital Design Centre Limited
30
         Author: Dawood Alam.
         Description: Verilog code for a lookup table decoder.
 35
         Notes: Used to generate addresses for each coefficient, based on the
              in Address. Addresses are dependent on one of 4 rows
              (see figures) and on the sequence length (rom AddressSize). Each
              row gives rise to a unique address sequence based on an
              algorithm. N refers to the index of the twiddle factor, NOT the
 40
                absolute address. Breakpoints determine where inc values change
              on line 2.
 45
         'timescale 1ns / 100ps
         module fft_coeff_dcd (clk, enable_3, in_address, out_address, nrst);
                              rom AddressSize = 1; // Twice ROM address.
 50
          parameter
                              break point2 = 1; // 2nd break pt line 2
          parameter
                              break point3 = 1;
                                                      // 3rd break pt line 2
          parameter
          input [rom AddressSize-1:0] in_address;
                         clk.
 55
          input
                      nrst.
```

```
enable 3;
      output [rom_AddressSize-2:0] out_address:
      wire [rom_AddressSize-2:0] out address:
 5.
                      line number;
      wire [1:0]
                   nrst;
      wire
      reg [rom_AddressSize-2:0] out_address tmp;
       reg [1:0]
                    inc, count;
10
      // Decode which of the 4 lines are being addressed and assign it a line no.
      // Only need upper two bits of in_address since 4 lines in sequence length.
       assign line number = {in_address[rom_AddressSize-1],
15
              in address[rom AddressSize-2]];
       // Check for end of line and force out_address to zero on next clock edge.
       always @(in address)
       if (in_address[rom_AddressSize-3:0] == {rom_AddressSize-2{1'b1}})
20
        rst = 0;
        else
        rst = 1;
       // Check for line number and decode appropriate out_address using algorithm
25
       // derived by studying coefficient tables for mpys M0, M1 and M2.
       always @(line_number or in_address or count)
       case (line number)
        2'd0: // LINE 0, inc by 2, then run the inc sequence 1,1,2,1,1,2...
30
           if (in_address[rom_AddressSize-3] & (|in_address[rom_AddressSize-4:0]))
           begin
            if (count == 2'd1 | count == 2'd0)
             inc = 2'd1:
35
            else
             inc = 2'd2;
            end
           else
            inc = 2'd2:
 40
         2'd1: // LINE 1, inc by 1.
         inc = 1;
 45
        2'd2: // LINE 2 inc by 3, (inc by 2 at N/4+1), (inc by 1 at N/2-1).
         beain
           if (in_address[rom_AddressSize-3:0] >= break_point3)
                                // Third stage, inc by 1.
            inc = 2'd1;
           else if (in address[rom_AddressSize-3:0] >= break point2)
 50
                                // Second stage, inc by 2.
            inc = 2'd2;
           else
                                // First stage, inc by 3.
            inc = 2'd3:
         end
 55
         2'd3: // LINE 3, fixed at address 0.
```

```
inc = 2'd0;
      endcase
      always @(posedge clk)
5
       if (enable 3)
       beain
        if (!nrst || !rst) // out_address=0 at end of line or pwr Reset.
          out address_tmp <= 0;
10
        else
          out address tmp <= out address tmp + inc;
        // Only count if at the correct point on line 2.
        if (in address[rom AddressSize-3] & (|in address[rom AddressSize-4:0]))
          count <= ((count == 2'd2) ? 2'd0 : count + 2'd1); // Only count to 2.
15
          count \leq 2'd0;
       end
       assign out address = out address tmp;
20
       endmodule
                                            Listing 12
      // Sccsld: %W% %G%
25
          Copyright (c) 1997 Pioneer Digital Design Centre Limited
       Author: Dawood Alam.
       Description: Verilog code for a configurable 2K/8K radix 2<sup>2</sup> + 2,
30
           singlepath-delay-feedback, decimation in frequency,
           (r22+2sdf DIF) Fast Fourier Transform (FFT) processor. (RTL)
       Notes: This FFT processor computes one pair of I/Q data points every 4
           fast clk cycles. A synchronous active-low reset flushes the
35
            entire pipeline and resets the FFT. Therefore the next pair of
            valid inputs are assumed to be the start of the active interval
            of the next symbol. There is a latency of 2048/8192 sample
            points + 7 slow clock cycles. This equates to (2048/8192 + 7)*4
            fast clk cycles. When the out_ovf flag is raised an overflow has
40
            occured and saturation is performed on the intermediate
            calculation upon which the overflow has occured. If the valid in
           flag is held low, the entire pipeline is halted and the
           valid out flag is also held low, valid out is also held low
           until the entire pipeline is full (after the above number of
45
           clock cycles).
           To Do: RAM control (MUX),
              ROM lookup (quadrant lookup),
                 Change BF code for unique saturation nets for synthesis.
50
              ovf detection (correct) register o/p
                 ovf detection (correct) for mpy and BFs
               ROM/RAM test stuff.
                        *************
55
```

```
'timescale 1ns / 100ps
      module fft r22sdf
                            (in xr,
                in xi,
              clk,
5
                nrst,
                   in_2k8k, -
                   valid_in,
                out xr,
                  out_xi,
10
                   out ovf.
                enable_0,
                  enable_1,
                  enable 2,
                  enable 3,
15
                   valid out,
                  ram_address,
                  ram_enable,
                  address_rom3,
                  address_rom4,
20
                                  // RAM input ports.
                z2r 4, z2i_4,
                    z2r 5, z2i 5,
                                     // Output data from this
                    z2r_6, z2i_6,
z2r_7, z2i_7,
                                     // module.
                    z2r 8, z2i_8,
25
                    z2r 9, z2i 9,
                    z2r_10, z2i_10,
                    x1r_4, x1i_4,
                                     // RAM output ports.
                    x1r_5, x1i_5,
                                     // Input data to this
                                     // module.
                    x1r_6, x1i_6,
30
                    x1r 7, x1i_7,
                    x1r 8, x1i_8,
                    x1r_9, x1i_9,
                   x1r_10, x1i_10,
br_3, bi_3,
br_4, bi_4);
 35
                  Parameter definitions.
 40
                         wordlength = 12; // Data wordlength.
        parameter
                         c wordlength = 10; // Coeff wordlength.
        parameter
                         AddressSize = 13; // Size of address bus.
        parameter
                         rom AddressSize = 13; // ROM address bus size.
         parameter
 45
                         mult_scale = 3; // Multiplier scalling:
         parameter
                          // 1 = /4096, 2 = /2048,
                          // 3 = /1024, 4 = /512.
                         s12 wdlength = 11; // Sectn 12 wordlength.
         parameter
                         s11 wdlength = 12; // Sectn 11 wordlength.
 50
         parameter
                          // s11 >= s12 >= wordlen
                   Input/Output ports.
  55
```

```
input
                    clk.
                              // Master clock.
                 nrst,
                            // Power-up reset.
                   in 2k8k.
                                // 2K mode active low.
                  valid in;
                                // Input data valid.
 5
                     in xr,
       input [9:0]
                                // FFT input data, I.
                           // FFT input data, Q.
                in xi;
       input [wordlength-1:0] x1r_4, x1i_4, // RAM output ports.
                x1r 5, x1i 5,
                  x1r_6, x1i_6,
x1r_7, x1i_7,
10
                  x1r 8, x1i 8,
                  x1r_9, x1i 9,
                  x1r_10, x1i_10;
15
       input [c_wordlength-1:0] br 3, bi 3,
                br 4, bi 4;
       output
                     out ovf,
                                  // Overflow flag.
20
                enable 0,
                                // Enable clock 0.
                enable_1,
                               // Enable clock 1.
                enable_2,
                               // Enable clock 2.
                enable_3,
                               // Enable clock 3.
                  valid out,
                                // Output data valid.
25
                  ram enable;
       output [wordlength-1:0] out_xr,
                                           // FFT output data, I.
                out xi:
                           // FFT output data, Q.
       output [wordlength-1:0] z2r_4, z2i_4, // RAM input ports.
30
                  z2r_5, z2i_5,
                  z2r_6, z2i_6,
                z2r_7, z2i_7,
                  z2r 8, z2i 8,
                  z2r 9, z2i 9,
35
                z2r_10, z2i 10;
      output [rom_AddressSize-6:0] address_rom3;
       output [rom_AddressSize-4:0] address_rom4:
40
       output [AddressSize-1:0] ram address:
               Wire/register declarations.
45
       wire [1:0]
                     control:
                                   // clk decode.
       wire [AddressSize-1:0] address,
                                            // FFT main address bus.
                        // Pipeline SRs to BFs.
50
                                   // RAM address bus.
                 ram address;
       wire [wordlength-1:0] x1r_0, x1i 0,
                                              // Couples the I/Q data
               x1r_1, x1i_1,
                                II outputs from the
               x1r_2, x1i_2,
                                // memory to the
55
               x1r 3, x1i 3,
                               // respective butterfly
               x1r 4, x1i 4,
                                // processors, via an
```

```
// input register.
                 x1r 5, x1i_5,
                   x1r 6, x1i_6,
                   x1r_7, x1i_7,
                   x1r_8, x1i_8,
                   x1r_9, x1i_9,
 5
                   x1r 10, x1i 10,
                                  // Couples the I/Q data
                 x2r 0, x2i 0,
                   x2r_1, x2i_1,
x2r_2, x2i_2,
                                      // outputs from BF2I
                                      // to the I/Q inputs of
10
                                      // BF2II. Also connects
                   x2r 3, x2i 3,
                                    // the I/Q ouputs of the
                 x2r_4, x2i_4,
                 x2r_5, x2i_5,
                                    // complex multiplier
                 x2r_6, x2i_6,
                                    // to the inputs of the
                                    // next radix 2^2 stage.
                 x2r<sup>-</sup>7, x2i<sup>-</sup>7,
15
                   x^{2}r = 8, x^{2}i_{8}
                   x2r_9, x2i_9,
                   x2r 10, x2i 10;
        reg [wordlength-1:0] x1r_4_tmp, x1i_4_tmp, // Registered inputs x1r_5_tmp, x1i_5_tmp, // from RAM.
20
                    x1r 6 tmp, x1i 6 tmp,
                    x1r^{7} tmp, x1i_{7}tmp,
                    x1r_8_tmp, x1i_8_tmp,
                    x1r^9tmp, x1i_9tmp,
25
                    x1r^{-10} tmp, x1i_{-10} tmp;
        wire [s11 wdlength-1:0] x1r_11, x1i_11,
                                                         // Different bit-widths
                                      // for I/Q lines, but
                  x2r 11, x2i 11;
        wire [s12 wdlength-1:0] x1r_12, x1i_12;
                                                        // similar to the above.
30
        wire [wordlength-1:0] ar_0, ai_0,
                                                   // Couples the I/Q data
                                    // outputs of the
                  ar_1, ai_1,
                                      // previous radix 2^2
                    ar 2, ai_2,
                                      // stage into the
                    ar_3, ai_3,
 35
                  ar_4, ai_4,
                                    // complex multiplier
                    ar 5, ai 5;
                                      // of the next stage.
         wire [c_wordlength-1:0] br_0, bi_0,
                                                     // Couples the I/Q
                                    // coefficient outputs
 40
                  br 1, bi 1,
                                      // from the ROM demapper
                     br 2, bi_2,
                  br_3, bi_3,
br_4, bi_4,
                                      // to the complex
                                    // multiplier.
                     br 5, bi_5;
 45
         wire [wordlength-1:0] z2r_0, z2i_0,
                   z2r 1, z2i_1,
                     z2r_2, z2i_2,
                   z2r 3, z2i_3;
 50
         reg [wordlength-1:0] z2r_4, z2i_4,
                                                    // Registered outputs --
                   z2r_5, z2i_5,
z2r_6, z2i_6,
                                     // to RAM.
                   z2r_7, z2i_7,
                     z\bar{2}r \ 8, z\bar{2}i \ 8,
 55
                     z2r 9, z2i 9;
```

```
wire [wordlength-1:0] z2r_10, z2i_10; // WILL CHANGE WHEN RAM RIGHT 2 rg
       wire [wordlength-1:0] z2r_4_tmp, z2i_4_tmp, // Couple the I/Q data
                z2r_5_tmp, z2i_5_tmp, // outputs of each BF
                  z2r_6_tmp, z2i_6_tmp, // processor to their
 5
                z2r_7_tmp, z2i_7_tmp, // respective memory
                  z2r_8_tmp, z2i_8_tmp, // inputs via an output
                  z2r_9_tmp, z2i_9_tmp, // register.
                z2r 10 tmp, z2i 10 tmp;
10
       wire [s11 wdlength-1:0] z2r 11, z2i 11;
                                                    // Different bit-widths
       wire [s12 wdlength-1:0] z2r 12, z2i 12;
                                                    // for the 1st 2 stages.
       wire [rom AddressSize-8:0] address_rom2;
                                                       // Couples the address
       wire [rom_AddressSize-6:0] address_rom3;
15
                                                       // decoders outputs to
       wire [rom_AddressSize-4:0] address_rom4;
                                                       // respective ROMs.
       wire [rom_AddressSize-2:0] address_rom5;
       wire [rom_AddressSize-7:0] dcd_address2;
                                                       // Couples part of the
       wire [rom_AddressSize-5:0] dcd_address3;
20
                                                       // address bus to the
       wire [rom_AddressSize-3:0] dcd address4;
                                                       // coefficient decoder.
       wire [rom AddressSize-1:0] dcd_address5;
       wire
                   ovf 0, ovf_1,
                                   // Couples overflow
25
                ovf_2, ovf_3,
                                // flag outputs from
                  ovf_4, ovf_5,
                                  // each butterfly
                  ovf 6, ovf 7,
                                  // processor and complex
                  ovf 8, ovf 9,
                                  // multiplier into one
                  ovf 10, ovf 11,
                                     // overflow status flag
                  ovf_12, ovf_13,
ovf_14, ovf_15,
ovf_16, ovf_17,
                                     // called "out_ovf".
30
                  ovf 18;
                   clk,
35
       wire
                nrst,
                in_2k8k,
ovf_2k,
                  out ovf.
40
                  enable 0,
                  enable 1,
                  enable_2,
                  enable_3,
                ram_enable;
                                 // RAM enable signal.
45
                  ovf tmp1,
       reg
                ovf tmp2,
                fft_cycle_complete, // End of 1st FFT cycle.
                  output valid;
                                   // Output valid flag.
50
                     pipeline count;
       reg [3:0]
                                        // Counts pipeline regs.
       reg [AddressSize-1:0] q, t;
       reg [1:0]
       reg [wordlength-1:0] x1r_0_reg, x1i_0_reg,
                              // Output data reg, I.
                xr tmp2,
55
                  xi tmp2:
                               // Output data reg, Q.
       reg [s12_wdlength-1:0] in_xr_tmp, in_xi_tmp;
```

```
reg [9:0] xr_reg, // Input data reg, Q.
                            // Input data reg, I.
      reg [wordlength-1:0] x2r_10_tmp2, x2i_10_tmp2, x2r_10_tmp3, x2i_10_tmp3;
 5
      wire [wordlength-1:0] xr_tmp1, // Final BF2I(0) out, I.
               xi_tmp1; // Final BF2I(0) out, Q.
      wire [wordlength-1:0] x2r_10_tmp1, x2i_10_tmp1; wire [s12_wdlength-1:0] x2r_11_tmp, x2i_11_tmp;
10
      // Address decoders/Quadrant mappers + pipeline shift registers.
      /* fft_sr_addr #(rom_AddressSize-6, 3) sr_addr_2
15
                   (clk, enable_3,
                   address[6:0], // Input.
                   dcd address2); // Output.
      fft coeff dcd #(rom_AddressSize-6, 11, 21)
20
       coeff_dcd_2 (clk, enable_3, dcd_address2, address_rom2, nrst); */
       fft sr_addr #(rom_AddressSize-4, 2) sr_addr_3
25
                  (clk, enable_3,
                  address[8:0], // Input.
                  dcd address3); // Output.
       fft coeff dcd #(rom_AddressSize-4, 43, 85)
30
       coeff_dcd_3 (clk, enable_3, dcd_address3, address_rom3, nrst);
       // -----
       fft sr addr #(rom_AddressSize-2, 1) sr_addr_4
35
                  (clk, enable_3, address[10:0], // Input.
                  dcd_address4); // Output.
       fft coeff dcd #(rom_AddressSize-2, 171, 341)
 40
       coeff_dcd_4 (clk, enable_3, dcd_address4, address_rom4, nrst);
       // -----
       /* fft_coeff_dcd #(rom_AddressSize, 683, 1365)
 45
       coeff dcd 5 (clk, enable_3, address, address_rom5, nrst); */
               ROM lookup tables.
 50
        fft_hardwired_lu0 #(c_wordlength, rom_AddressSize-10)// Case table instance
        rom0 (clk, enable_3, address[2:0], br_0, bi_0); // for a hardwired ROM.
        fft_hardwired_lu1 #(c_wordlength, rom_AddressSize-8) // Case table instance
 55
        rom1 (clk, enable_3, address[4:0], br_1, bi_1); // for a hardwired ROM.
```

```
fft hardwired_lu2 #(c_wordlength, rom_AddressSize-6) // Case table instance
       rom2 (clk, enable 3, address[6:0], br 2, bi 2); // for a hardwired ROM.
      /*fft hardwired_lu3 #(c_wordlength, rom_AddressSize-4) // Case table instance
       rom3 (clk, enable_3, address[8:0], br_3, bi_3); // for a hardwired ROM.*/
 5
      /*fft hardwired lu3 #(c wordlength, rom AddressSize-5)// Case table instance
       rom3 (clk, enable_3, address_rom3, br_3, bi_3); // for a hardwired ROM.*/
      /*fft rom #(c_wordlength, rom AddressSize-6.
10
         "../.././fft/src/lookup_tables/lu_10bit_128pt_scale1")
       rom2 (address[6:0], br_2, bi_2); // 128 addresses x 20 bits, no decode. */
      /*fft_rom #(c_wordlength, rom_AddressSize-7,
       "../.././fft/src/lookup_tables/lu_10bit_128pt_scale1")
rom2 (address_rom2, br_2, bi_2); // 64 addresses x 20 bits, coeff decode. */
15
       /*fft rom #(c wordlength, rom AddressSize-4,
          .../../fft/src/lookup_tables/lu_10bit_512pt_scale1")
       rom3 (address[8:0], br_3, bi_3); // 512 addresses x 20 bits, no decode. */
20
       /* fft_rom #(c_wordlength, rom_AddressSize-5,
          ".7././fft/src/lookup tables/lu 10bit 512pt scale1")
       rom3 (clk, enable_3, address_rom3, br_3, bi_3); // 256 addresses x 20 bits.*/
25
       /*fft_rom #(c_wordlength, rom_AddressSize-2,
          "../.././fft/src/lookup_tables/lu_10bit_2048pt_scale1")
       rom4 (address[10:0], br_4, bi_4); // 2048 addresses x 20 bits, no decode. */
       /* fft_rom #(c_wordlength, rom_AddressSize-3,
30
            ../.././fft/src/lookup_tables/lu_10bit_2048pt_scale1")
        rom4 (clk, enable 3, address rom4, br 4, bi 4); // 1024 addresses x 20 bits.*/
       /*fft_rom #(c_wordlength, rom_AddressSize,
           ../.././fft/src/lookup_tables/lu_10bit_8192pt_scale1")
35
        rom5 (address, br 5, bi_5); // 8192 addresses x 20 bits, no decode. */
       /* fft rom #(c wordlength, rom_AddressSize-1,
            ../../../fft/src/lookup_tables/lu_10bit_8192pt_scale1")
        rom5 (clk, enable 3, address rom5, br 5, bi 5); // 4096 addresses x 20 bits.*/
 40
             Section 12 and 11, tail end of FFT pipeline (input stage).
        // Section 12 is 11 bits wide and incorporates the 2K/8K control logic.
 45
        always @(xr_reg or xi_reg or in_2k8k or x2r_10_tmp1 or x2i_10_tmp1 or x2r_10_tmp3 or x2i_10_tmp3)
         if (!in 2k8k) // Configuring for 2K mode.
 50
         begin
            x^2r_10_{tmp2} = x^2r_10_{tmp3};
x^2i_10_{tmp2} = x^2i_10_{tmp3};
            in xr tmp = 0;
            in xi tmp = 0;
         end
 55
                // Configuring for 8K mode.
         else
```

```
begin
          x^2r_10_{tmp2} = x^2r_10_{tmp1};
          x2i_10_{tmp2} = x2i_10_{tmp1};
        // Sign extend from 10 bits, as section 12 is s12 wdlength bits.
          in xr tmp = {(s12\_wdlength-9)\{xr\_reg[9]\}\},xr\_reg[8:0]\};}
 5
          in_xi_tmp = {\{(s12\_wdlength-9)\{xi\_reg[9]\}\},xi\_reg[8:0]\};}
        end
       always @(posedge clk) // Pipeline register to enable correct operation in
        if (enable 3) // 2K mode without retiming the entire pipeline since
10
                   // 8K mode introduces 1 additional pipeline register.
           // Sign extend 10 bit inputs to wordlength bit inputs.
           // for bypass lines into stage 5.
           x2r_10_{tmp3} \le {\{(wordlength-9)\{xr_reg[9]\}\}, xr_reg[8:0]\}}
           x2i^10^tmp3 \le {\{(wordlength-9)\{xi_reg[9]\}\}, xi_reg[8:0]\}}
15
         end
       assign x2r_10 = x2r_10_{tmp2};
       assign x2i_10 = x2i_10 tmp2;
20
       // Sign extend from s12_wdlength bits to s11_wdlength bits between
       // sections 12 and 11. Uncomment below if s 11 < > s 12.
       assign x2r_11 = \{\{(s11\_wdlength-s12\_wdlength+1)\}
       25
       // Uncomment below if s 11 = s 12.
       /* assign x2r_11 = x2r_11_tmp;
       assign x2i 11 = x2i_11_{tmp}; */
30
       fft bf21 #(s12_wdlength) bf21_6
               (clk, enable_1,
                 x1r_12, x1i_12, in_xr_tmp, in_xi_tmp, // Ext In.
               x2r_11_tmp, x2i_11_tmp, z2r_12, z2i_12, // Outputs. ovf_18);
35
       /* fft_ram #(s12_wdlength, 12) ram_12 (clk, enable_1, enable_3,
                                         11 4096 addrs.
                   ram address[11:0],
                   z2r 12, z2i 12,
                                      // Inputs.
40
                   x1r 12, x1i 12);
                                      // Outputs. */
       fft bf2II #(s11_wdlength) bf2II_6
               (clk, enable_1,
                 x1r_11, x1i_11, x2r_11, x2i_11,
                                                    // Inputs.
 45
               s[11], s[12],
               ar_5, ai_5, z2r_11, z2i_11,
                                              // Outputs.
               ovf 17);
        fft sr 1bit #(1) sr_ 1bit_11 (clk, enable_3, address[11], s[11]); // SR 11.
 50
        fft_sr_1bit #(1) sr_1bit_12 (clk, enable_3, address[12], s[12]); // SR 12.
       /* fft_ram #(s11_wdlength, 11) ram_11 (clk, enable_1, enable_3,
                   ram address[10:0],
                                          \overline{II} 2048 addrs.
                   z2r_11, z2i_11,
                                      // Inputs.
 55
                                       // Outputs. */
                   x1r 11, x1i 11);
```

```
Section 10 and 9.
 5
       fft complex_mult_mux #(wordlength, c_wordlength, mult_scale) m5
               (clk, control,
                   ar_5, ai_5, br_5, bi_5,
                                                // Inputs.
                x2r 10_tmp1, x2i_10_tmp1, // Outputs.
10
                ovf 16);
       fft_bf2I #(wordlength) bf2I_5 (clk, enable_1, x1r_10, x1i_10, // Inputs.
                    x2r_10, x2i_10,
                  s[10],
15
                  x2r_9, x2i_9,
                                      // Outputs.
                    z2r_10, z2i_10,
                  ovf_15);
       fft bf2II #(wordlength) bf2II 5 (clk, enable 1,
20
                  x1r_9_tmp, x1i_9_tmp, // Inputs.
x2r_9, x2i_9,
                  s[9], s[10],
                   ar_4, ai_4,
                                     // Outputs.
                     z2r_9_tmp, z2i_9_tmp,
25
                   ovf_14);
        fft_sr_1bit #(2) sr_1bit_9 (clk, enable_3, address[9], s[9]); // SR 9. fft_sr_1bit #(2) sr_1bit_10 (clk, enable_3, address[10], s[10]); // SR 10.
30
                   Section 8 and 7.
35
        fft complex_mult_mux #(wordlength, c_wordlength, mult_scale) m4
                (clk, control,
                    ar_4, ai_4, br_4, bi_4, // Inputs.
                                   // Outputs.
                 x2r 8, x2i 8,
                 ovf_13);
40
        fft bf2I #(wordlength) bf2I_4 (clk, enable 1,
                   x1r_8_tmp, x1i_8_tmp, // Inputs.
                     x2r 8, x2i 8,
                   s[8],
x2r_7, x2i_7,
45
                                     // Outputs.
                     z2r 8_tmp, z2i_8_tmp,
                   ovf_12);
        fft bf2II #(wordlength) bf2II_4 (clk, enable_1,
50
                   x1r_7_tmp, x1i_7_tmp, // Inputs.
                     x2r 7, x2i 7,
                   s[7], \overline{s}[8],
                   ar_3, ai_3, // Outpu
z2r_7_tmp, z2i_7_tmp,
                                   // Outputs.
55
                   ovf_11);
```

```
fft_sr_1bit #(3) sr_1bit_7 (clk, enable_3, address[7], s[7]); // SR 7.
      fft_sr_1bit #(3) sr_1bit_8 (clk, enable_3, address[8], s[8]); // SR 8.
5
                 Section 6 and 5.
      fft complex_mult_mux #(wordlength, c_wordlength, mult_scale) m3
             (cik, control,
10
               ar_3, ai_3, br_3, bi_3, // Inputs.
                                  // Outputs.
              x2r = 6, x2i = 6,
              ovf_10);
      fft bf2I #(wordlength) bf2I_3 (clk, enable_1,
15
                x1r_6_tmp, x1i_6_tmp, // Inputs.
                  x2r_6, x2i_6,
                s[6],
                x2r_5, x2i_5,
                                   // Outputs.
                  z2r_6_tmp, z2i_6_tmp,
20
                ovf 9);
       fft_bf2II #(wordlength) bf2II_3 (clk, enable_1,
                x1r_5_tmp, x1i_5_tmp, // Inputs.
                  x2r 5, x2i_5,
25
                 s[5], s[6],
                 ar_2, ai_2,
                                  // Outputs.
                   z2r_5_tmp, z2i_5_tmp,
                 ovf 8);
30
       fft sr_1bit #(4) sr_1bit_5 (clk, enable_3, address[5], s[5]); // SR 5.
       fft sr 1bit #(4) sr 1bit 6 (clk, enable 3, address[6], s[6]); // SR 6.
                  Section 4 and 3.
35
       fft complex mult mux #(wordlength, c_wordlength, mult_scale) m2
              (clk, control,
                  ar_2, ai_2, br_2, bi_2,
                                             // Inputs.
40
               x2r_4, x2i_4,
                                  // Outputs.
               ovf 7);
        fft bf2l #(wordlength) bf2l_2 (clk, enable_1,
                 x1r_4_tmp, x1i_4_tmp, // Inputs.
 45
                   x2r_4, x2i_4,
                 s[4], .
                                   // Outputs.
                 x2r 3, x2i 3,
                   z2r_4_tmp, z2i_4_tmp,
                 ovf_6);
 50
        fft bf2II #(wordlength) bf2II_2 (clk, enable_1,
                                    // Inputs.
                 x1r 3, x1i 3,
                   x2r_3, x2i_3,
                 s[3], s[4],
 55
                  ar_1, ai_1,
                                   // Outputs.
```

```
z2r_3, z2i_3,
                 ovf_5);
       fft_sr_1bit #(5) sr_1bit_3 (clk, enable_3, address[3], s[3]); // SR 3.
       fft_sr_1bit #(5) sr_1bit_4 (clk, enable_3, address[4], s[4]); // SR 4.
 5
       fft_sr_iq #(wordlength, 8) sr_iq_3 (clk, enable_3, // Length = 8.
                   z2r_3, z2i_3, // Inputs.
                   x1r_3, x1i_3);
                                 // Outputs.
10
                 Section 2 and 1.
       //
       fft_complex_mult_mux #(wordlength, c_wordlength, mult_scale) m1
15
              (clk, control,
               ar_1, ai_1, br_1, bi_1, // Inputs.
x2r_2, x2i_2, // Outputs.
               ovf_4);
20
       fft_bf2l #(wordlength) bf2l 1 (clk, enable 1.
                 x1r_2, x1i_2,
x2r_2, x2i_2,
                                   // Inputs.
                 s[2], x2i_1, x2i_1,
25
                                  // Outputs.
                   z2r 2, z2i 2,
                 ovf_3);
       30
                  x1r_2, x1i_2);
                                 // Outputs.
       fft_bf2II #(wordlength) bf2II_1 (clk, enable 1.
                 x1r 1, x1i 1,
                                  // Inputs.
                  x\overline{2}r_1, x\overline{2}i_1,
35
                 s[1], s[2],
                 ar 0, ai 0,
                                 // Outputs.
                   z2r_1, z2i_1,
                 ovf 2);
40
       assign s[1] = ~address[1]; // Invert s[1] (see count sequence), SR1 not req.
      //fft_sr_1bit #(6) sr_1bit_1 (clk, enable_3, address[1], s[1]); // SR 1.
       fft_sr_1bit #(6) sr_1bit_2 (clk, enable_3, address[2], s[2]); // SR 2.
       fft_sr_iq #(wordlength, 2) sr_iq_1 (clk, enable_3, // Length = 2.
45
                  z2r_1, z2i_1, // Inputs.
                  x1r 1, x1i 1);
                                 // Outputs.
       Section 0, front end of FFT pipeline (output stage), mult_scale=4.
50
       fft_complex_mult_mux #(wordlength, c_wordlength, 4) m0
              (clk, control,
                  ar_0, ai_0, br_0, bi_0,
55
                                            // Inputs.
              x2r 0, x2i 0,
                               // Outputs.
```

```
ovf_1);
      fft_bf2I #(wordlength) bf2I_0 (clk, enable_1,
                x1r_0, x1i_0, // Inputs.
                  x\overline{2}r_0, x\overline{2}i_0,
5
                s[0],
                xr_tmp1, xi_tmp1,
                                       // Outputs.
                  z2r_0, z2i_0,
                ovf_0;
10
       assign s[0] = ~address[0]; // Invert s[0] (see count sequence), SR0 not req.
      //fft_sr_1bit #(7) sr_1bit_0 (clk, enable_3, address[0], s[0]); // SR 0.
       // Last stage should be just a single register as only 1 location needed.
       always @(posedge clk) // No reset required as data clocked through registers.
15
        if (enable_3)
        begin
          x1r_0_reg <= z2r_0;
           x1i^0 reg <= z2i_0;
        end
20
       assign x1r_0 = x1r_0_{reg};
       assign x1i_0 = x1i_0 reg;
25
                 Register Inputs/Outputs.
       ifdef BIN SHIFT
        always @(posedge clk)
                                  // Registered inputs.
30
        if (enable_3 && laddress[0]) // == freq bin shift by pi.
         begin
           xr reg <= in_xr;
            xi_reg <= in_xi;
 35
         else if (enable_3 && address[0]) // == freq bin shift by pi.
         begin
            xr_reg <= ~in_xr + 1'b1; // This is equivalent to multiplying by
            xi_reg <= \sim in_xi + 1'b1; // exp(-j * pi * n) == (-1)^n.
          end
 40
         else
                                     // Registered inputs.
         always @(posedge clk)
         if (enable_3)
          begin
            xr_reg <= in xr;
 45
            xi reg <= in_xi;
          end
         endif
                                     // Registered outputs.
         always @(posedge clk)
  50
          if (enable_3)
          begin
             xr_tmp2 \le xr_tmp1;
             xi_tmp2 <= xi_tmp1;
          end
  55
```

```
assign out_xr = xr_tmp2;
       assign out xi = xi tmp2;
       always @(posedge clk)
                                      // RAMs are latched on outputs so no
                        // need to enable.
 5
        begin
        z2r 4 \le z2r_4 tmp;
                                    // Register FFT outputs to RAM.
        z2i 4 \le z2i 4 tmp;
        z2r_5 <= z2r_5 tmp;
        z2i_5 <= z2i_5 tmp;
z2r_6 <= z2r_6 tmp;
10
        z2i_{6} <= z2i_{6} tmp;
        z2r^{-}7 \le z2r^{-}7 \text{ tmp};
        z2i_7 <= z2i_7_tmp;
        z2r 8 \le z2r 8 tmp;
        z2i 8 <= z2i_8_tmp;
15
        z2r_9 \le z2r_9 tmp;
        z2i 9 \le z2i 9 tmp;
      // z2r_10 \le z2r_10_{tmp};
      // z2i_10 <= z2i_10_tmp;
x1r_4_tmp <= x1r_4;
                                   // Register FFT inputs from RAM.
20
        x1i_4tmp <= x1i_4;
        x1r_5tmp <= x1r_5;
        x1i 5 tmp <= x1i_5;
        x1r_6_{tmp} \le x1r_6;
        x1i_6_tmp <= x1i_6;
x1r_7_tmp <= x1r_7;
x1i_7_tmp <= x1i_7;
25
        x1r_8_{tmp} \le x1r_8;
        x1i 8 tmp <= x1i 8;
       x1r_9_tmp <= x1r_9;
x1i_9_tmp <= x1i_9;
// x1r_10_tmp <= x1r_10;
30
       // x1i_10_{tmp} <= x1i_10;
        end
35
                Synchronous butterfly controller.
40
        always @(posedge clk)
        if (!nrst)
                            // Synchronous power-up reset.
         q \le 0;
        else if (enable_3)
         q \le q + 1'b1;
45
        assign address = q;
                Synchronous RAM address generator.
50
        always @(posedge clk)
                            // Synchronous power-up reset.
        if (!nrst)
55
        t \le 0:
        else if (enable 2)
```

```
t <= t + 1'b1;
       assign ram_address = t;
       assign ram enable = enable_3 || enable_2; // ram enable signal.
5
               valid out status flag generation.
       always @(posedge clk)
10
       if (!nrst)
        fft cycle_complete <= 1'b0; // Detect end of 1st fft cycle i.e. 2K or 8K.
        else if ((~in_2k8k && &address[10:0]) || (in_2k8k && &address[12:0]))
        fft_cycle_complete <= 1'b1;
15
        fft cycle complete <= fft cycle complete:
       always @(posedge clk) // Account for pipeline and I/O registers.
        if (!nrst)
        pipeline_count <= 4'b0; // Stop at pipeline_depth - 1.
20
        else if (enable_3 && fft_cycle_complete & pipeline_count < 8)//pipe depth=8
        pipeline count <= pipeline_count + 1'b1;
       always @(posedge clk) // Test if the pipeline is full and the input
                      // is valid before asserting valid out.
        if (!nrst)
25
         output_valid <= 1'b0;
        else if (enable 2 && pipeline_count[3])
         output_valid <= 1'b1:
        else
         output valid <= 1'b0;
30
        assign valid_out = output_valid;
             Fast 40 MHz clock decoder and valid_in control.
 35
        always @(posedge clk)
                      // Synchronous power-up reset.
        if (!nrst)
         r \le 0:
 40
                                 // Count if input data valid.
         else if (valid_in)
         r <= r + 1'b1;
        assign control = {valid_in & r[1],valid_in & r[0]};
 45
        assign enable_0 = valid_in & (~r[1] & ~r[0]); // Gate valid_in with
        assign enable 1 = valid in & (~r[1] & r[0]); // decoded enable signals assign enable 2 = valid in & ( r[1] & ~r[0]); // to control all reg's.
        assign enable 3 = \text{valid} \ln \& (r[1] \& r[0]);
 50
        // Overflow detection, OR overflows from each stage to give overflow flag.
        assign ovf 2k = ovf_0 || ovf_1 || ovf_2 || ovf_3 || ovf_4 ||
 55
              ovf 5 | ovf 6 | ovf_7 | ovf_8 | ovf_9 |
```

```
ovf_10 || ovf_11 || ovf_12 || ovf_13 || ovf_14 ||
                       ovf_15;
           // 2k/8k Overflow flag configuration.
            always @(in_2k8k or ovf_16 or ovf_17 or ovf_18 or ovf_2k)
 5
             if (in_2k8k)
              ovf_tmp1 = ovf_2k || ovf_16 || ovf_17 || ovf_18;
              ovf tmp1 = ovf_2k;
10
                                                                      // Register overflow
            always @(posedge clk)
             if (enable_3 && fft_cycle_complete)
                                                                                    // flag to change when
                                                                     // I/Q samples are valid
              ovf_tmp2 <= ovf_tmp1;
                                          // from FFT processor.
            assign out_ovf = ovf_tmp2;
15
            'ifdef OVERFLOW DEBUG
            // Debug code to display overflow output of a particular instance.
            // Concurrently monitor overflow flag and halt on overflow.
            always @(out_ovf) // ovf_x wires are all registered at lower level.
20
             if (out ovf)
               begin
                   $\vec{s}\display ("Overflow has occurred, type . to continue.");
                   $display ("Overflow flag, out_ovf = ",out_ovf);
                   if (ovf 18) $display ("Overflow on port ovf_18");
25
                  if (ovf_18) $display (Overflow on port ovf_18); if (ovf_17) $display ("Overflow on port ovf_17"); if (ovf_16) $display ("Overflow on port ovf_16"); if (ovf_15) $display ("Overflow on port ovf_15"); if (ovf_14) $display ("Overflow on port ovf_14"); if (ovf_13) $display ("Overflow on port ovf_13"); if (ovf_12) $display ("Overflow on port ovf_12"); if (ovf_14) $display ("Overflow on port ovf_12");
 30
                  if (ovf_11) $display ("Overflow on port ovf_11"); if (ovf_10) $display ("Overflow on port ovf_10"); if (ovf_9) $display ("Overflow on port ovf_9"); if (ovf_8) $display ("Overflow on port ovf_8"); if (ovf_7) $display ("Overflow on port ovf_7"); if (ovf_6) $display ("Overflow on port ovf_6"); if (ovf_5) $display ("Overflow on port ovf_5"); if (ovf_4) $display ("Overflow on port ovf_4"); if (ovf_3) $display ("Overflow on port ovf_3"); if (ovf_2) $display ("Overflow on port ovf_2"); if (ovf_1) $display ("Overflow on port ovf_1"); if (ovf_0) $display ("Overflow on port ovf_0"); $stop:
                   if (ovf 11) $display ("Overflow on port ovf 11");
 35
 40
                    $stop;
                end
  45
               endif
             endmodule
                                                                                Listing 13
             // SccsId: %W% %G%
  50
                    Copyright (c) 1997 Pioneer Digital Design Centre Limited
               Author: Dawood Alam.
  55
               Description: Verilog code for the window lookup table, used to determine the
```

variance of the data and hence the F_ratio.

```
Notes :
5
     'timescale 1ns / 100ps
     module fft window_lu (clk, enable_3, in_address, out_data);
10
                    r wordlength = 10; // Data wordlength.
      parameter
                    lu_AddressSize = 13; // Address bus size.
      parameter
                cik,
      input
15
              enable 3;
      input [lu_AddressSize-1:0] in_address;
      output [r wordlength-1:0] out_data;
      reg [r_wordlength-1:0] data_tmp1,
20
              data_tmp2;
      always @(in_address)
      casez (in_address)
      25
      13'b00000000000001: data_tmp1 = 10'b00000000000;
      13'b00000000000010: data_tmp1 = 10'b0000100111;
30
      13'b0000000000011: data_tmp1 = 10'b0000111110;
      13'b0000000000100 : data_tmp1 = 10'b0001001110;
      13'b0000000000101 : data\_tmp1 = 10'b0001011011;
35
      13'b0000000000110: data_tmp1 = 10'b0001100110;
      13'b0000000000111 : data_tmp1 = 10'b0001101110;
40
      13'b0000000001000 : data_tmp1 = 10'b0001110110;
      13'b0000000001001 : data_tmp1 = 10'b0001111101;
      13'b0000000001010: data_tmp1 = 10'b0010000011;
 45
       13'b0000000001011: data_tmp1 = 10'b0010001000;
       13'b0000000001100: data_tmp1 = 10'b0010001101;
 50
       13'b0000000001101 : data\_tmp1 = 10'b0010010001;
       13'b0000000001110 : data_tmp1 = 10'b0010010110;
       13'b0000000001111 : data_tmp1 = 10'b0010011010;
 55
```

```
.13'b000000010000 : data\_tmp1 = 10'b0010011101;
     13'b000000010001 : data_tmp1 = 10'b0010100001;
 5
     13'b000000010010: data tmp1 = 10'b0010100100:
     13'b0000000010011: data_tmp1 = 10'b0010100111;
     13'b000000010100 : data_tmp1 = 10'b0010101010;
10
     13'b000000010101: data_tmp1 = 10'b0010101101:
     13'b000000010110: data tmp1 = 10'b0010101111:
15
     13'b0000000010111: data tmp1 = 10'b0010110010:
     13'b000000011000: data tmp1 = 10'b0010110100:
     13'b000000011001 : data_tmp1 = 10'b0010110111;
20
     13'b000000011010 : data tmp1 = 10'b0010111001:
     13'b000000011011 : data_tmp1 = 10'b0010111011;
25
     13'b000000011100 : data tmp1 = 10'b0010111101:
     13'b0000000011101 : data tmp1 = 10'b0010111111;
     13'b0000000011110 : data_tmp1 = 10'b0011000001;
30
     13'b0000000011111 : data_tmp1 = 10'b0011000011;
     13'b0000000100000 : data_tmp1 = 10'b0011000101;
35
     13'b0000000100001: data tmp1 = 10'b0011000110:
     13'b0000000100010: data tmp1 = 10'b0011001000:
     13'b0000000100011 : data_tmp1 = 10'b0011001010;
40
     13'b0000000100100: data_tmp1 = 10'b0011001011:
     13'b0000000100101: data_tmp1 = 10'b0011001101:
45
     13'b0000000100110 : data_tmp1 = 10'b0011001110;
     13'b0000000100111 : data_tmp1 = 10'b0011010000:
     13'b0000000101000: data tmp1 = 10'b0011010001:
50
     13'b0000000101001 : data_tmp1 = 10'b0011010011:
     13'b0000000101010: data tmp1 = 10'b0011010100:
55
     13'b0000000101011: data_tmp1 = 10'b0011010101:
```

```
13'b0000000101100 : data_tmp1 = 10'b0011010111;
     13'b0000000101101 : data_tmp1 = 10'b0011011000;
     13'b0000000101110 : data_tmp1 = 10'b0011011001;
5
     13'b0000000101111 : data_tmp1 = 10'b0011011010;
     13'b0000000110000 : data_tmp1 = 10'b0011011100;
10
     13'b0000000110001 : data_tmp1 = 10'b0011011101;
     13'b0000000110010 : data_tmp1 = 10'b0011011110;
     13'b0000000110011 : data_tmp1 = 10'b00110111111;
15
      13'b0000000110100 : data_tmp1 = 10'b0011100000:
      13'b0000000110101: data_tmp1 = 10'b0011100001;
20
      13'b0000000110110 : data_tmp1 = 10'b0011100010;
      13'b0000000110111 : data_tmp1 = 10'b0011100011;
      13'b0000000111000 : data\_tmp1 = 10'b0011100100;
25
      13'b0000000111001 : data_tmp1 = 10'b0011100101;
      13'b0000000111010 : data_tmp1 = 10'b0011100110;
30
      13'b0000000111011 : data_tmp1 = 10'b0011100111;
      13'b0000000111100 : data_tmp1 = 10'b0011101000;
      13'b0000000111101 : data_tmp1 = 10'b0011101001;
35
      13'b0000000111110 : data_tmp1 = 10'b0011101010;
       13'b00000001111111 : data_tmp1 = 10'b0011101011;
 40
       13'b0000001000000 : data_tmp1 = 10'b0011101100;
       13'b0000001000001 : data_tmp1 = 10'b0011101101;
       13'b0000001000010 : data_tmp1 = 10'b0011101110;
 45
       13'b0000001000011: data_tmp1 = 10'b0011101111;
       13'b0000001000100 : data_tmp1 = 10'b0011101111;
       13'b0000001000101 : data_tmp1 = 10'b0011110000;
 50
       13'b0000001000110 : data_tmp1 = 10'b0011110001;
       13'b0000001000111 : data_tmp1 = 10'b0011110010;
 55
       13'b000000100100z : data_tmp1 = 10'b0011110011;
```

```
13'b0000001001010 : data_tmp1 = 10'b0011110100;
      13'b0000001001011: data_tmp1 = 10'b0011110101:
 5
      13'b000000100110z : data_tmp1 = 10'b0011110110;
      13'b0000001001110 : data_tmp1 = 10'b0011110111;
      13'b0000001001111 : data_tmp1 = 10'b0011111000;
10
      13'b000000101000z : data_tmp1 = 10'b0011111001;
      13'b0000001010010 : data_tmp1 = 10'b0011111010:
      13'b0000001010011 : data_tmp1 = 10'b0011111011;
15
      13'b0000001010100 : data_tmp1 = 10'b0011111011;
      13'b0000001010101: data_tmp1 = 10'b0011111100;
      13'b000000101011z : data_tmp1 = 10'b0011111101;
20
      13'b0000001011000 : data_tmp1 = 10'b0011111110;
      13'b0000001011001 : data_tmp1 = 10'b0011111111;
      13'b0000001011010 : data_tmp1 = 10'b0011111111;
25
      13'b0000001011011 : data\_tmp1 = 10'b0100000000;
      13'b000000101110z : data tmp1 = 10'b0100000001;
30
      13'b000000101111z : data_tmp1 = 10'b0100000010;
      13'b0000001100000 : data_tmp1 = 10'b0100000011;
      13'b0000001100001 : data_tmp1 = 10'b0100000100;
35
      13'b0000001100010 : data_tmp1 = 10'b0100000100;
      13'b0000001100011 : data_tmp1 = 10'b0100000101;
      13'b0000001100100 : data_tmp1 = 10'b0100000101;
40
      13'b0000001100101 : data_tmp1 = 10'b0100000110;
      13'b0000001100110 : data_tmp1 = 10'b0100000110:
      13'b0000001100111 : data_tmp1 = 10'b0100000111:
45
      13'b000000110100z : data_tmp1 = 10'b0100001000;
      13'b000000110101z : data_tmp1 = 10'b0100001001;
      13'b000000110110z : data_tmp1 = 10'b0100001010;
50
      13'b000000110111z : data_tmp1 = 10'b0100001011;
      13'b000000111000z : data_tmp1 = 10'b0100001100:
55
     13'b000000111001z : data_tmp1 = 10'b0100001101;
```

```
13'b000000111010z : data_tmp1 = 10'b0100001110;
     13'b000000111011z : data_tmp1 = 10'b0100001111;
     13'b000000111100z: data_tmp1 = 10'b0100010000;
5
     13'b000000111101z: data_tmp1 = 10'b0100010001;
     13'b000000111110z: data_tmp1 = 10'b0100010010;
     13'b00000011111110 : data_tmp1 = 10'b0100010010;
10
     13'b00000011111111 : data_tmp1 = 10'b0100010011;
     13'b0000010000000 : data_tmp1 = 10'b0100010011;
      13'b0000010000001 : data_tmp1 = 10'b0100010100;
15
      13'b0000010000010 : data_tmp1 = 10'b0100010100;
      13'b0000010000011 : data_tmp1 = 10'b0100010101;
      13'b0000010000100 : data_tmp1 = 10'b0100010101;
20 .
      13'b00000100001z1 : data_tmp1 = 10'b0100010110;
      13'b0000010000110 : data_tmp1 = 10'b0100010110;
      13'b000001000100z : data\_tmp1 = 10'b0100010111;
25
      13'b000001000101z : data\_tmp1 = 10'b0100011000;
      13'b0000010001100 : data_tmp1 = 10'b0100011000;
      13'b0000010001101 : data_tmp1 = 10'b0100011001;
      13'b0000010001110 : data_tmp1 = 10'b0100011001;
30
      13'b0000010001111 : data_tmp1 = 10'b0100011010;
      13'b000001001000z : data_tmp1 = 10'b0100011010;
      13'b000001001001z : data_tmp1 = 10'b0100011011;
35
      13'b000001001010z : data_tmp1 = 10'b0100011100;
       13'b0000010010110 : data_tmp1 = 10'b0100011100:
       13'b0000010010111 : data_tmp1 = 10'b0100011101;
40
       13'b000001001100z : data_tmp1 = 10'b0100011101;
       13'b000001001101z : data_tmp1 = 10'b0100011110;
       13'b000001001110z : data_tmp1 = 10'b0100011111;
 45
       13'b0000010011110 : data_tmp1 = 10'b0100011111;
       13'b0000010011111 : data_tmp1 = 10'b0100100000;
       13'b000001010000z : data_tmp1 = 10'b0100100000;
 50
       13'b000001010001z: data_tmp1 = 10'b0100100001;
       13'b0000010100100 : data_tmp1 = 10'b0100100001;
       13'b00000101001z1 : data\_tmp1 = 10'b0100100010;
       13'b0000010100110 : data_tmp1 = 10'b0100100010:
 55
```

```
13'b000001010100z : data_tmp1 = 10'b0100100011;
     13'b000001010101010: data_tmp1 = 10'b0100100011;
     13'b00000101010111: data tmp1 = 10'b0100100100:
     13'b000001010110z : data_tmp1 = 10'b0100100100:
5
     13'b000001010111z: data tmp1 = 10'b0100100101;
     13'b0000010110000 : data_tmp1 = 10'b0100100101;
     13'b00000101100z1 : data_tmp1 = 10'b0100100110;
10
     13'b0000010110010 : data tmp1 = 10'b0100100110;
     13'b000001011010z : data_tmp1 = 10'b0100100111;
     13'b0000010110110 : data_tmp1 = 10'b0100100111;
15
      13'b0000010110111 : data tmp1 = 10'b0100101000:
      13'b000001011100z: data_tmp1 = 10'b0100101000;
      13'b000001011101z : data\_tmp1 = 10'b0100101001;
      13'b000001011110z : data_tmp1 = 10'b0100101001;
20
      13'b0000010111111z: data tmp1 = 10'b010010101010;
      13'b0000011000000: data tmp1 = 10'b0100101010;
      13'b00000110000z1: data tmp1 = 10'b0100101011;
25
      13'b0000011000010: data tmp1 = 10'b0100101011;
      13'b00000110001zz: data_tmp1 = 10'b0100101100;
      13'b000001100100z : data_tmp1 = 10'b0100101101;
30
      13'b0000011001010 : data\_tmp1 = 10'b0100101101;
      13'b0000011001011 : data_tmp1 = 10'b0100101110;
      13'b000001100110z: data tmp1 = 10'b0100101110;
      13'b0000011001110 : data tmp1 = 10'b0100101110;
35
      13'b0000011001111: data tmp1 = 10'b0100101111;
      13'b000001101000z : data tmp1 = 10'b0100101111;
      13'b0000011010010 : data_tmp1 = 10'b0100101111;
40
      13'b0000011010011 : data_tmp1 = 10'b0100110000;
      13'b000001101010z : data_tmp1 = 10'b0100110000;
      13'b000001101011z: data_tmp1 = 10'b0100110001;
      13'b000001101100z: data tmp1 = 10'b0100110001;
45
      13'b000001101101z: data_tmp1 = 10'b0100110010;
      13'b000001101110z: data tmp1 = 10'b0100110010;
       13'b000001101111z : data_tmp1 = 10'b0100110011;
50
       13'b000001110000z : data_tmp1 = 10'b0100110011;
       13'b000001110001z: data_tmp1 = 10'b0100110100;
       13'b000001110010z : data_tmp1 = 10'b0100110100:
55
       13'b000001110011z : data_tmp1 = 10'b0100110101;
```

```
13'b000001110100z : data_tmp1 = 10'b0100110101;
     13'b000001110101z: data_tmp1 = 10'b0100110110;
     13'b000001110110z : data_tmp1 = 10'b0100110110;
5
     13'b000001110111z : data_tmp1 = 10'b0100110111;
     13'b000001111000z : data_tmp1 = 10'b0100110111:
     13'b000001111001z: data_tmp1 = 10'b0100111000;
     13'b000001111010z : data_tmp1 = 10'b0100111000;
10
     13'b0000011110110 : data_tmp1 = 10'b0100111000;
     13'b0000011110111: data_tmp1 = 10'b0100111001;
      13'b000001111100z : data_tmp1 = 10'b0100111001;
      13'b0000011111010 : data_tmp1 = 10'b0100111001;
15
      13'b0000011111011 : data_tmp1 = 10'b0100111010;
      13'b000001111110z : data_tmp1 = 10'b0100111010;
      13'b0000011111110 : data_tmp1 = 10'b0100111010;
20
      13'b00000111111111 : data_tmp1 = 10'b0100111011;
      13'b00001000000zz : data_tmp1 = 10'b0100111011;
      13'b00001000001zz: data_tmp1 = 10'b01001111100;
      13'b0000100001000 : data_tmp1 = 10'b0100111100;
25
      13'b00001000010z1 : data_tmp1 = 10'b0100111101;
      13'b0000100001010 : data_tmp1 = 10'b0100111101;
      13'b0000100001100 : data\_tmp1 = 10'b0100111101;
30
      13'b00001000011z1 : data\_tmp1 = 10'b0100111110;
      13'b0000100001110 : data_tmp1 = 10'b01001111110;
      13'b000010001000z : data_tmp1 = 10'b0100111110;
      13'b000010001001z: data_tmp1 = 10'b01001111111;
35
      13'b000010001010z : data_tmp1 = 10'b0100111111;
      13'b0000100010110 : data_tmp1 = 10'b0100111111;
       13'b0000100010111 : data\_tmp1 = 10'b0101000000;
       13'b00001000110zz: data_tmp1 = 10'b0101000000;
 40
       13'b00001000111zz: data_tmp1 = 10'b0101000001;
       13'b00001001000000 : data_tmp1 = 10'b0101000001;
       13'b00001001000z1 : data_tmp1 = 10'b0101000010;
 45
       13'b0000100100010: data_tmp1 = 10'b0101000010;
       13'b000010010010z : data_tmp1 = 10'b0101000010;
       13'b000010010011z: data tmp1 = 10'b0101000011;
       13'b000010010100z : data_tmp1 = 10'b0101000011;
 50
       13'b0000100101010 : data_tmp1 = 10'b0101000011;
       13'b0000100101z11 : data\_tmp1 = 10'b0101000100;
       13'b000010010110z : data_tmp1 = 10'b0101000100;
       13'b0000100101110: data_tmp1 = 10'b0101000100;
 55
       13'b0000100110000 : data_tmp1 = 10'b0101000100;
```

```
13'b00001001100z1 : data_tmp1 = 10'b0101000101;
      13'b0000100110010 : data_tmp1 = 10'b0101000101;
      13'b000010011010z : data_tmp1 = 10'b0101000101;
 5
      13'b000010011011z: data tmp1 = 10'b0101000110:
      13'b000010011100z : data_tmp1 = 10'b0101000110:
      13'b0000100111010 : data_tmp1 = 10'b0101000110;
      13'b0000100111z11 : data_tmp1 = 10'b0101000111;
      13'b000010011110z : data_tmp1 = 10'b0101000111;
10
      13'b0000100111110 : data_tmp1 = 10'b0101000111;
      13'b0000101000000 : data_tmp1 = 10'b0101000111;
      13'b00001010000z1: data_tmp1 = 10'b0101001000;
      13'b0000101000z10 : data_tmp1 = 10'b0101001000;
15
      13'b000010100010z : data\_tmp1 = 10'b0101001000;
      13'b0000101000111 : data_tmp1 = 10'b0101001001;
      13'b00001010010zz : data_tmp1 = 10'b0101001001;
      13'b0000101001100 : data_tmp1 = 10'b0101001001;
20
      13'b00001010011z1 : data\_tmp1 = 10'b0101001010:
      13'b0000101001110: data_tmp1 = 10'b0101001010;
      13'b000010101000z : data_tmp1 = 10'b0101001010:
25
      13'b0000101010z1z : data_tmp1 = 10'b0101001011;
      13'b000010101010z : data_tmp1 = 10'b0101001011;
      13'b00001010110zz : data_tmp1 = 10'b0101001100;
      13'b000010101110z : data_tmp1 = 10'b0101001100:
30
      13'b0000101011110 : data_tmp1 = 10'b0101001100;
      13'b00001010111111: data_tmp1 = 10'b0101001101;
      13'b00001011000zz : data_tmp1 = 10'b0101001101:
35
      13'b0000101100100 : data_tmp1 = 10'b0101001101:
      13'b00001011001z1 : data_tmp1 = 10'b0101001110:
      13'b0000101100110 : data_tmp1 = 10'b0101001110:
      13'b000010110100z : data\_tmp1 = 10'b0101001110;
      13'b0000101101010 : data_tmp1 = 10'b0101001110:
40
      13'b0000101101z11 : data_tmp1 = 10'b0101001111;
      13'b000010110110z : data_tmp1 = 10'b0101001111;
      13'b0000101101110 : data_tmp1 = 10'b0101001111;
45
      13'b0000101110000 : data_tmp1 = 10'b0101001111:
      13'b00001011100z1 : data_tmp1 = 10'b0101010000;
      13'b0000101110z10 : data_tmp1 = 10'b0101010000:
      13'b000010111010z : data\_tmp1 = 10'b0101010000:
50
      13'b0000101110111 : data_tmp1 = 10'b0101010000:
      13'b00001011110zz : data_tmp1 = 10'b0101010001;
     13'b000010111110z : data_tmp1 = 10'b0101010001;
      13'b00001011111110 : data_tmp1 = 10'b0101010001:
55
     13'b00001011111111 : data_tmp1 = 10'b0101010010:
```

```
13'b00001100000zz : data\_tmp1 = 10'b0101010010;
     13'b000011000010z : data_tmp1 = 10'b0101010010;
     13'b000011000011z : data_tmp1 = 10'b0101010011;
     13'b00001100010zz : data_tmp1 = 10'b0101010011;
5
     13'b00001100011zz : data_tmp1 = 10'b0101010100;
     13'b000011001000z : data_tmp1 = 10'b0101010100;
     13'b0000110010010: data_tmp1 = 10'b0101010100;
10
     13'b0000110010z11 : data_tmp1 = 10'b0101010101;
     13'b000011001010z: data_tmp1 = 10'b0101010101;
     13'b0000110010110 : data_tmp1 = 10'b0101010101;
     13'b000011001100z : data_tmp1 = 10'b0101010101;
     13'b0000110011010 : data_tmp1 = 10'b0101010101;
15
      13'b0000110011z11 : data\_tmp1 = 10'b01010101110;
      13'b000011001110z : data_tmp1 = 10'b0101010110;
      13'b0000110011110 : data_tmp1 = 10'b0101010110;
      13'b000011010000z : data_tmp1 = 10'b0101010110;
20
      13'b0000110100z1z : data_tmp1 = 10'b0101010111;
      13'b000011010010z : data_tmp1 = 10'b0101010111;
      13'b0000110101000 : data_tmp1 = 10'b0101010111;
25
      13'b00001101010z1 : data_tmp1 = 10'b01010111000;
      13'b0000110101z10 : data_tmp1 = 10'b0101011000;
      13'b000011010110z : data_tmp1 = 10'b0101011000;
      13'b0000110101111 : data_tmp1 = 10'b0101011000;
      13'b0000110110000 : data_tmp1 = 10'b0101011000;
30
      13'b00001101100z1 : data_tmp1 = 10'b0101011001;
      13'b0000110110z10 : data_tmp1 = 10'b0101011001;
      13'b000011011010z : data_tmp1 = 10'b0101011001;
      13'b0000110110111 : data_tmp1 = 10'b0101011001;
 35
       13'b0000110111000 : data_tmp1 = 10'b0101011001;
       13'b00001101110z1 : data_tmp1 = 10'b0101011010;
       13'b0000110111z10: data_tmp1 = 10'b0101011010;
       13'b000011011110z : data_tmp1 = 10'b0101011010;
 40
       13'b0000110111111 : data_tmp1 = 10'b0101011010;
       13'b0000111000zzz : data_tmp1 = 10'b0101011011;
       13'b0000111001zzz : data_tmp1 = 10'b01010111100;
 45
       13'b0000111010zzz : data_tmp1 = 10'b01010111101;
       13'b0000111011000 : data_tmp1 = 10'b01010111101;
       13'b00001110110z1 : data_tmp1 = 10'b01010111110;
 50
       13'b0000111011z10 : data_tmp1 = 10'b01010111110;
       13'b000011101110z : data_tmp1 = 10'b01010111110;
       13'b0000111011111 : data_tmp1 = 10'b01010111110;
       13'b0000111100000 : data_tmp1 = 10'b01010111110;
  55
        13'b00001111000z1 : data_tmp1 = 10'b01010111111;
```

```
13'b0000111100z10 : data_tmp1 = 10'b01010111111;
     13'b000011110010z : data_tmp1 = 10'b0101011111;
     13'b0000111100111 : data_tmp1 = 10'b01010111111;
     13'b000011110100z : data_tmp1 = 10'b01010111111;
5
     13'b0000111101z1z: data_tmp1 = 10'b0101100000:
     13'b000011110110z : data_tmp1 = 10'b0101100000;
     13'b000011111000z : data_tmp1 = 10'b0101100000;
     13'b0000111110z1z: data_tmp1 = 10'b0101100001;
10
     13'b000011111010z : data_tmp1 = 10'b0101100001;
     13'b000011111100z : data_tmp1 = 10'b0101100001;
      13'b0000111111010 : data_tmp1 = 10'b0101100001;
      13'b0000111111z11 : data_tmp1 = 10'b0101100010;
15
      13'b0000111111110z : data_tmp1 = 10'b0101100010;
      13'b0000111111110 : data_tmp1 = 10'b0101100010:
      13'b00010000000zz : data_tmp1 = 10'b0101100010;
      13'b00010000001zz : data tmp1 = 10'b0101100011;
20
      13'b00010000010zz : data_tmp1 = 10'b0101100011;
      13'b0001000001100 : data_tmp1 = 10'b0101100011;
      13'b00010000011z1 : data_tmp1 = 10'b0101100100;
      13'b0001000001110 : data_tmp1 = 10'b0101100100;
25
      13'b00010000100zz : data_tmp1 = 10'b0101100100;
      13'b000100001010z : data_tmp1 = 10'b0101100100;
      13'b0001000010110 : data_tmp1 = 10'b0101100100:
      13'b000100001z111 : data_tmp1 = 10'b0101100101;
30
      13'b00010000110zz : data_tmp1 = 10'b0101100101;
      13'b000100001110z : data tmp1 = 10'b0101100101;
      13'b0001000011110 : data_tmp1 = 10'b0101100101;
       13'b0001000100zzz : data_tmp1 = 10'b0101100110;
35
       13'b000100010100z : data_tmp1 = 10'b0101100110;
       13'b0001000101z1z: data_tmp1 = 10'b0101100111;
       13'b000100010110z : data tmp1 = 10'b0101100111;
       13'b00010001100zz : data_tmp1 = 10'b0101100111;
40
       13'b00010001101zz : data_tmp1 = 10'b0101101000;
       13'b00010001110zz : data_tmp1 = 10'b0101101000;
       13'b000100011110z: data tmp1 = 10'b0101101000;
 45
       13'b000100011111z : data_tmp1 = 10'b0101101001;
       13'b0001001000zzz : data_tmp1 = 10'b0101101001;
       13'b0001001001zzz : data tmp1 = 10'b0101101010;
       13'b000100101000z : data_tmp1 = 10'b0101101010;
 50
       13'b0001001010z1z: data_tmp1 = 10'b0101101011;
       13'b000100101010z : data tmp1 = 10'b0101101011:
       13'b00010010110zz : data_tmp1 = 10'b0101101011;
       13'b0001001011100 : data_tmp1 = 10'b0101101011;
 55
```

```
13'b00010010111z1: data_tmp1 = 10'b0101101100;
     13'b0001001011110 : data_tmp1 = 10'b0101101100;
     13'b00010011000zz : data_tmp1 = 10'b0101101100;
     13'b000100110010z : data_tmp1 = 10'b0101101100;
     13'b0001001100110 : data tmp1 = 10'b0101101100:
5
     13'b000100110z111 : data_tmp1 = 10'b0101101101;
     13'b00010011010zz : data_tmp1 = 10'b0101101101;
     13'b000100110110z : data_tmp1 = 10'b0101101101;
     13'b0001001101110 : data_tmp1 = 10'b0101101101;
10
     13'b000100111000z : data tmp1 = 10'b0101101101;
     13'b0001001110z1z : data_tmp1 = 10'b0101101110;
     13'b000100111010z : data_tmp1 = 10'b0101101110;
      13'b00010011110zz : data_tmp1 = 10'b0101101110;
15
      13'b0001001111100 : data_tmp1 = 10'b0101101110:
      13'b00010011111z1: data_tmp1 = 10'b0101101111;
      13'b0001001111110: data tmp1 = 10'b0101101111;
      13'b0001010000zzz : data_tmp1 = 10'b0101101111;
20
      13'b0001010001000 : data tmp1 = 10'b0101101111;
      13'b00010100010z1 : data_tmp1 = 10'b0101110000;
      13'b0001010001z10 : data_tmp1 = 10'b0101110000;
      13'b000101000110z : data_tmp1 = 10'b0101110000;
25
      13'b0001010001111 : data_tmp1 = 10'b0101110000;
      13'b00010100100zz : data_tmp1 = 10'b0101110000;
      13'b000101001z1zz: data_tmp1 = 10'b0101110001;
      13'b00010100110zz : data_tmp1 = 10'b0101110001;
30
      13'b0001010100zzz: data tmp1 = 10'b0101110010:
      13'b00010101010zz : data_tmp1 = 10'b0101110010;
      13'b00010101011zz : data_tmp1 = 10'b0101110011;
35
      13'b0001010110zzz : data_tmp1 = 10'b0101110011;
      13'b0001010111zzz : data_tmp1 = 10'b0101110100;
      13'b00010110000zz : data_tmp1 = 10'b0101110100;
 40
      13'b000101100z1zz: data_tmp1 = 10'b0101110101;
       13'b00010110010zz : data tmp1 = 10'b0101110101;
       13'b0001011010000 : data_tmp1 = 10'b0101110101;
       13'b00010110100z1 : data_tmp1 = 10'b0101110110;
 45
       13'b0001011010z10 : data_tmp1 = 10'b0101110110;
       13'b000101101z10z: data_tmp1 = 10'b0101110110;
       13'b0001011010111 : data_tmp1 = 10'b0101110110;
       13'b00010110110zz : data_tmp1 = 10'b0101110110;
 50
       13'b000101101111z : data_tmp1 = 10'b0101110111;
       13'b0001011100zzz : data_tmp1 = 10'b0101110111;
       13'b000101110100z : data tmp1 = 10'b0101110111;
       13'b0001011101010 : data_tmp1 = 10'b0101110111;
 55
       13'b0001011101z11 : data_tmp1 = 10'b0101111000:
```

```
13'b000101110110z : data_tmp1 = 10'b0101111000;
     13'b0001011101110 : data_tmp1 = 10'b0101111000;
     13'b0001011110zzz : data\_tmp1 = 10'b0101111000;
     13'b0001011111zzz : data tmp1 = 10'b0101111001:
5
     13'b00011000000zz : data tmp1 = 10'b0101111001;
     13'b0001100000100 : data_tmp1 = 10'b0101111001;
     13'b00011000001z1: data_tmp1 = 10'b0101111010;
     13'b000110000z110 : data_tmp1 = 10'b0101111010;
10
     13'b00011000010zz : data_tmp1 = 10'b0101111010;
     13'b000110000110z : data_tmp1 = 10'b0101111010;
      13'b0001100001111: data tmp1 = 10'b0101111010;
      13'b000110001000z : data_tmp1 = 10'b0101111010;
      13'b0001100010010 : data_tmp1 = 10'b0101111010;
15
      13'b0001100010z11: data_tmp1 = 10'b0101111011;
      13'b000110001z10z : data_tmp1 = 10'b0101111011;
      13'b000110001z110 : data_tmp1 = 10'b0101111011;
      13'b00011000110zz : data_tmp1 = 10'b0101111011;
20
      13'b0001100011111 : data_tmp1 = 10'b0101111011;
      13'b0001100100000 : data_tmp1 = 10'b0101111011;
      13'b00011001000z1 : data\_tmp1 = 10'b01011111100;
      13'b0001100100z10 : data_tmp1 = 10'b0101111100;
25
      13'b000110010z10z : data\_tmp1 = 10'b01011111100;
      13'b0001100100111 : data tmp1 = 10'b01011111100;
      13'b00011001010zz : data_tmp1 = 10'b0101111100;
      13'b0001100101110 : data_tmp1 = 10'b0101111100:
30
      13'b0001100101111 : data_tmp1 = 10'b0101111101;
      13'b0001100110zzz : data_tmp1 = 10'b0101111101;
      13'b00011001110zz : data_tmp1 = 10'b0101111101;
      13'b000110011110z : data_tmp1 = 10'b0101111101;
35
      13'b000110011111z : data_tmp1 = 10'b0101111110;
       13'b0001101000zzz : data_tmp1 = 10'b0101111110;
       13'b00011010010zz : data_tmp1 = 10'b0101111110;
       13'b0001101001100 : data_tmp1 = 10'b0101111110;
 40
       13'b00011010011z1 : data_tmp1 = 10'b01011111111;
       13'b0001101001110 : data_tmp1 = 10'b01011111111;
       13'b0001101010zzz : data tmp1 = 10'b0101111111:
       13'b00011010110zz : data_tmp1 = 10'b0101111111:
 45
       13'b00011010111zz : data_tmp1 = 10'b0110000000;
       13'b0001101100zzz : data_tmp1 = 10'b0110000000;
       13'b000110110100z : data_tmp1 = 10'b0110000000;
       13'b0001101101010 : data_tmp1 = 10'b0110000000;
 50
       13'b0001101101z11: data_tmp1 = 10'b0110000001;
       13'b000110110110z : data_tmp1 = 10'b0110000001;
       13'b0001101101110 : data_tmp1 = 10'b0110000001;
       13'b0001101110zzz : data_tmp1 = 10'b0110000001;
       13'b000110111100z : data_tmp1 = 10'b0110000001:
 55
```

```
13'b0001101111z1z: data_tmp1 = 10'b0110000010;
     13'b000110111110z : data_tmp1 = 10'b0110000010;
     13'b0001110000zzz : data_tmp1 = 10'b0110000010;
     13'b000111000100z : data_tmp1 = 10'b0110000010;
5
     13'b0001110001z1z : data_tmp1 = 10'b0110000011;
     13'b000111000110z : data_tmp1 = 10'b0110000011;
     13'b0001110010zzz : data_tmp1 = 10'b0110000011;
     13'b000111001100z : data_tmp1 = 10'b0110000011;
10
     13'b0001110011z1z : data_tmp1 = 10'b0110000100;
     13'b000111001110z : data_tmp1 = 10'b0110000100;
     13'b0001110100zzz : data_tmp1 = 10'b0110000100;
     13'b000111010100z: data_tmp1 = 10'b0110000100;
      13'b0001110101010: data_tmp1 = 10'b0110000100;
15
      13'b0001110101z11: data tmp1 = 10'b0110000101;
      13'b000111010110z : data_tmp1 = 10'b0110000101;
      13'b0001110101110 : data_tmp1 = 10'b0110000101;
      13'b0001110110zzz : data_tmp1 = 10'b0110000101;
20
      13'b000111011100z : data_tmp1 = 10'b0110000101;
      13'b0001110111010 : data_tmp1 = 10'b0110000101;
      13'b0001110111z11 : data_tmp1 = 10'b0110000110;
      13'b000111011110z : data_tmp1 = 10'b0110000110;
25
      13'b0001110111110 : data_tmp1 = 10'b0110000110;
      13'b0001111000zzz : data_tmp1 = 10'b0110000110;
      13'b00011110010zz : data_tmp1 = 10'b0110000110;
      13'b00011110011zz : data_tmp1 = 10'b0110000111;
30
      13'b0001111010zzz : data_tmp1 = 10'b0110000111;
      13'b00011110110zz : data_tmp1 = 10'b0110000111;
      13'b0001111011100 : data_tmp1 = 10'b0110000111;
      13'b00011110111z1 : data_tmp1 = 10'b0110001000;
 35
       13'b0001111011110 : data_tmp1 = 10'b0110001000;
       13'b0001111100zzz : data_tmp1 = 10'b0110001000;
       13'b00011111010zz: data_tmp1 = 10'b0110001000;
       13'b000111110110z : data_tmp1 = 10'b0110001000;
       13'b0001111101110 : data_tmp1 = 10'b0110001000;
 40
       13'b00011111z11111 : data\_tmp1 = 10'b0110001001;
       13'b0001111110zzz : data_tmp1 = 10'b0110001001;
       13'b00011111110zz : data_tmp1 = 10'b0110001001;
       13'b000111111110z : data_tmp1 = 10'b0110001001;
 45
       13'b0001111111110 : data_tmp1 = 10'b0110001001;
       13'b0010000000000 : data_tmp1 = 10'b0110001001;
       13'b00100000000z1 : data_tmp1 = 10'b0110001010;
       13'b0010000000z10 : data_tmp1 = 10'b0110001010;
 50
       13'b001000000z10z : data\_tmp1 = 10'b0110001010;
       13'b001000000z111 : data_tmp1 = 10'b0110001010;
       13'b00100000010zz : data_tmp1 = 10'b0110001010;
       13'b0010000001110 : data_tmp1 = 10'b0110001010;
       13'b001000001000z : data_tmp1 = 10'b0110001010;
  55
       13'b0010000010010: data_tmp1 = 10'b0110001010;
```

```
13'b0010000010z11: data tmp1 = 10'b0110001011:
     13'b001000001z10z : data tmp1 = 10'b0110001011;
     13'b001000001z110 : data_tmp1 = 10'b0110001011;
     13'b00100000110zz : data_tmp1 = 10'b0110001011;
     13'b0010000011111 : data_tmp1 = 10'b0110001011;
 5
     13'b00100001000zz : data tmp1 = 10'b0110001011:
     13'b001000010010z : data tmp1 = 10'b0110001011:
     13'b001000010z11z : data_tmp1 = 10'b0110001100:
10
     13'b00100001010zz : data_tmp1 = 10'b0110001100:
     13'b001000010110z : data_tmp1 = 10'b0110001100:
     13'b0010000110zzz : data tmp1 = 10'b0110001100:
     13'b0010000111zzz : data_tmp1 = 10'b0110001101;
     13'b0010001000zzz : data_tmp1 = 10'b0110001101;
15
     13'b00100010010zz : data_tmp1 = 10'b0110001101;
     13'b00100010011zz : data_tmp1 = 10'b0110001110:
     13'b0010001010zzz : data_tmp1 = 10'b0110001110;
     13'b00100010110zz : data_tmp1 = 10'b0110001110;
20
     13'b001000101110z : data\_tmp1 = 10'b0110001110:
     13'b0010001011110 : data_tmp1 = 10'b0110001110:
     13'b00100010111111 : data_tmp1 = 10'b0110001111;
     13'b001000110zzzz : data_tmp1 = 10'b0110001111;
25
      13'b001000111000z : data_tmp1 = 10'b0110001111;
     13'b0010001110010 : data_tmp1 = 10'b0110001111;
     13'b0010001110z11 : data_tmp1 = 10'b0110010000;
     13'b001000111z10z : data_tmp1 = 10'b0110010000;
30
     13'b001000111z110 : data_tmp1 = 10'b0110010000;
     13'b00100011110zz : data_tmp1 = 10'b0110010000;
      13'b00100011111111 : data_tmp1 = 10'b0110010000;
     13'b00100100000zz : data_tmp1 = 10'b0110010000:
      13'b001001000010z : data_tmp1 = 10'b0110010000:
35
      13'b0010010000110 : data_tmp1 = 10'b0110010000;
      13'b001001000z111 : data\_tmp1 = 10'b0110010001:
      13'b00100100z10zz : data_tmp1 = 10'b0110010001:
      13'b001001000110z : data tmp1 = 10'b0110010001;
40
      13'b0010010001110 : data_tmp1 = 10'b0110010001:
      13'b0010010010zzz: data tmp1 = 10'b0110010001:
      13'b00100100111zz : data_tmp1 = 10'b0110010010;
45
      13'b001001010zzzz : data_tmp1 = 10'b0110010010:
      13'b0010010110000 : data_tmp1 = 10'b0110010010;
      13'b00100101100z1 : data_tmp1 = 10'b0110010011;
      13'b0010010110z10 : data\_tmp1 = 10'b0110010011
     13'b001001011z10z : data_tmp1 = 10'b0110010011;
50
      13'b001001011z111 : data_tmp1 = 10'b0110010011:
      13'b00100101110zz : data_tmp1 = 10'b0110010011;
      13'b0010010111110 : data_tmp1 = 10'b0110010011;
     13'b00100110000zz : data_tmp1 = 10'b0110010011:
55
      13'b001001100010z : data tmp1 = 10'b0110010011:
```

```
13'b001001100z11z : data tmp1 = 10'b0110010100;
     13'b00100110z10zz : data_tmp1 = 10'b0110010100;
     13'b001001100110z : data_tmp1 = 10'b0110010100;
     13'b0010011010zzz : data_tmp1 = 10'b0110010100;
5
     13'b00100110111zz : data_tmp1 = 10'b0110010101;
     13'b001001110zzzz : data_tmp1 = 10'b0110010101;
     13'b001001111000z : data_tmp1 = 10'b0110010101;
     13'b0010011110z1z : data_tmp1 = 10'b0110010110;
10
     13'b001001111z10z : data_tmp1 = 10'b0110010110;
     13'b00100111110zz : data_tmp1 = 10'b0110010110;
     13'b001001111111z': data_tmp1 = 10'b0110010110;
      13'b0010100000zzz : data_tmp1 = 10'b0110010110;
15
      13'b0010100001zzz : data_tmp1 = 10'b0110010111;
      13'b0010100010zzz : data_tmp1 = 10'b0110010111;
      13'b00101000110zz : data_tmp1 = 10'b0110010111;
      13'b001010001110z : data_tmp1 = 10'b0110010111;
      13'b0010100011110 : data_tmp1 = 10'b0110010111;
20
      13'b00101000111111 : data\_tmp1 = 10'b0110011000;
      13'b001010010zzzz : data\_tmp1 = 10'b0110011000;
      13'b00101001100zz : data_tmp1 = 10'b0110011000;
      13'b001010011010z : data_tmp1 = 10'b0110011000;
25
      13'b001010011z11z : data_tmp1 = 10'b0110011001;
      13'b00101001110zz : data_tmp1 = 10'b0110011001;
      13'b001010011110z : data_tmp1 = 10'b0110011001;
      13'b0010101000zzz : data_tmp1 = 10'b0110011001;
30
      13'b00101010010zz : data_tmp1 = 10'b0110011001;
      13'b001010100110z : data_tmp1 = 10'b0110011001;
       13'b00101010z111z : data_tmp1 = 10'b0110011010;
       13'b0010101010zzz : data_tmp1 = 10'b0110011010;
35
       13'b00101010110zz : data_tmp1 = 10'b0110011010;
      13'b001010101110z : data_tmp1 = 10'b0110011010;
       13'b00101011000zz: data_tmp1 = 10'b0110011010;
       13'b001010110010z : data_tmp1 = 10'b0110011010;
 40
       13'b001010110z11z : data_tmp1 = 10'b0110011011;
       13'b00101011z10zz : data_tmp1 = 10'b0110011011;
       13'b00101011z110z : data_tmp1 = 10'b0110011011;
       13'b0010101110zzz : data_tmp1 = 10'b0110011011;
       13'b0010101111110 : data_tmp1 = 10'b0110011011;
 45
       13'b0010101111111 : data_tmp1 = 10'b0110011100;
       13'b001011000zzzz : data_tmp1 = 10'b0110011100;
       13'b0010110010zzz : data_tmp1 = 10'b0110011100;
 50
       13'b0010110011zzz : data_tmp1 = 10'b0110011101;
       13'b001011010zzzz: data_tmp1 = 10'b0110011101;
       13'b0010110110000 : data_tmp1 = 10'b0110011101;
       13'b00101101100z1 : data tmp1 = 10'b0110011110:
 55
       13'b0010110110z10 : data_tmp1 = 10'b0110011110;
```

```
13'b001011011z10z : data tmp1 = 10'b0110011110;
      13'b001011011z111 : data_tmp1 = 10'b0110011110;
      13'b00101101110zz : data_tmp1 = 10'b0110011110;
      13'b0010110111110 : data tmp1 = 10'b0110011110;
      13'b0010111000zzz : data tmp1 = 10'b0110011110:
 5
      13'b001011100100z : data_tmp1 = 10'b0110011110;
      13'b0010111001010 : data_tmp1 = 10'b0110011110;
      13'b0010111001z11 : data_tmp1 = 10'b0110011111;
      13'b00101110z110z : data_tmp1 = 10'b0110011111;
10
      13'b00101110z1110 : data_tmp1 = 10'b0110011111;
      13'b0010111010zzz : data_tmp1 = 10'b0110011111;
      13'b00101110110zz : data_tmp1 = 10'b0110011111;
      13'b0010111011111 : data_tmp1 = 10'b0110011111;
      13'b00101111000zz : data_tmp1 = 10'b0110011111;
15
      13'b0010111100100 : data tmp1 = 10'b0110011111;
      13'b00101111001z1: data tmp1 = 10'b0110100000:
      13'b001011110z110 : data_tmp1 = 10'b0110100000;
      13'b00101111z10zz : data_tmp1 = 10'b0110100000;
20
      13'b00101111z110z : data_tmp1 = 10'b0110100000;
     13'b00101111z1111 : data_tmp1 = 10'b0110100000;
      13'b0010111110zzz : data_tmp1 = 10'b0110100000:
      13'b00101111111110 : data\_tmp1 = 10'b0110100000;
25
      13'b001100000zzzz : data_tmp1 = 10'b0110100001;
      13'b0011000010zzz : data_tmp1 = 10'b0110100001;
      13'b00110000110zz : data tmp1 = 10'b0110100001:
      13'b00110000111zz : data_tmp1 = 10'b0110100010;
30
      13'b001100010zzzz: data tmp1 = 10'b0110100010:
      13'b00110001100zz : data_tmp1 = 10'b0110100010:
      13'b001100011010z : data_tmp1 = 10'b0110100010;
      13'b0011000110110: data_tmp1 = 10'b0110100010;
35
      13'b001100011z111 : data tmp1 = 10'b0110100011:
      13'b00110001110zz : data_tmp1 = 10'b0110100011;
      13'b001100011110z : data_tmp1 = 10'b0110100011;
      13'b0011000111110 : data_tmp1 = 10'b0110100011;
40
      13'b001100100zzzz : data tmp1 = 10'b0110100011:
      13'b00110010100zz : data_tmp1 = 10'b0110100011:
      13'b001100101z1zz: data tmp1 = 10'b0110100100:
      13'b00110010110zz : data_tmp1 = 10'b0110100100;
      13'b001100110zzzz : data_tmp1 = 10'b0110100100;
45
      13'b001100111zzzz : data_tmp1 = 10'b0110100101;
      13'b0011010000zzz : data_tmp1 = 10'b0110100101:
      13'b00110100010zz : data_tmp1 = 10'b0110100101;
      13'b001101000110z : data_tmp1 = 10'b0110100101:
50
      13'b00110100z111z : data_tmp1 = 10'b0110100110;
      13'b0011010010zzz : data_tmp1 = 10'b0110100110:
      13'b00110100110zz : data_tmp1 = 10'b0110100110;
      13'b001101001110z : data_tmp1 = 10'b0110100110:
55
      13'b0011010100zzz : data tmp1 = 10'b0110100110;
```

```
13'b001101010100z : data_tmp1 = 10'b0110100110;
     13'b0011010101010: data_tmp1 = 10'b0110100110;
     13'b0011010101z11 : data_tmp1 = 10'b0110100111;
     13'b00110101z110z : data_tmp1 = 10'b0110100111;
5
     13'b00110101z1110 : data_tmp1 = 10'b0110100111;
     13'b0011010110zzz : data_tmp1 = 10'b0110100111;
     13'b00110101110zz : data_tmp1 = 10'b0110100111;
     13'b00110101111111: data_tmp1 = 10'b0110100111;
     13'b0011011000zzz : data_tmp1 = 10'b0110100111;
10
     13'b001101100100z : data_tmp1 = 10'b0110100111;
      13'b0011011001z1z : data_tmp1 = 10'b0110101000;
      13'b00110110z110z : data_tmp1 = 10'b0110101000;
      13'b0011011010zzz : data_tmp1 = 10'b0110101000;
15
      13'b00110110110zz : data_tmp1 = 10'b0110101000;
      13'b001101101111z : data_tmp1 = 10'b0110101000;
      13'b0011011100zzz : data_tmp1 = 10'b0110101000;
      13'b0011011101000 : data_tmp1 = 10'b0110101000;
20
      13'b00110111010z1 : data_tmp1 = 10'b0110101001;
      13'b0011011101z10 : data_tmp1 = 10'b0110101001;
      13'b00110111z110z : data_tmp1 = 10'b0110101001;
      13'b00110111z1111 : data_tmp1 = 10'b0110101001;
      13'b00110111110zzz : data_tmp1 = 10'b0110101001;
13'b001101111110zz : data_tmp1 = 10'b0110101001;
25
      13'b0011011111110 : data_tmp1 = 10'b0110101001;
      13'b0011100000zzz : data_tmp1 = 10'b0110101001;
      13'b00111000z1zzz : data_tmp1 = 10'b0110101010;
 30
       13'b0011100010zzz : data_tmp1 = 10'b0110101010;
       13'b0011100100zzz : data_tmp1 = 10'b0110101010;
       13'b00111001z1zzz : data_tmp1 = 10'b0110101011;
       13'b0011100110zzz : data_tmp1 = 10'b0110101011;
 35
       13'b0011101000zzz : data_tmp1 = 10'b0110101011;
       13'b00111010z1zzz : data_tmp1 = 10'b0110101100;
       13'b0011101010zzz : data_tmp1 = 10'b0110101100;
       13'b0011101100zzz : data_tmp1 = 10'b0110101100;
 40
       13'b0011101101000 : data_tmp1 = 10'b0110101100;
       13'b00111011010z1 : data_tmp1 = 10'b0110101101;
       13'b0011101101z10 : data_tmp1 = 10'b0110101101;
       13'b00111011z110z : data_tmp1 = 10'b0110101101;
 45
       13'b00111011z1111 : data_tmp1 = 10'b0110101101;
       13'b0011101110zzz : data_tmp1 = 10'b0110101101;
        13'b00111011110zz : data_tmp1 = 10'b0110101101;
        13'b0011101111110 : data_tmp1 = 10'b0110101101;
        13'b0011110000zzz : data_tmp1 = 10'b0110101101;
  50
        13'b001111000100z : data_tmp1 = 10'b0110101101;
        13'b0011110001010 : data_tmp1 = 10'b0110101101;
        13'b0011110001z11 : data_tmp1 = 10'b01101011110;
        13'b00111100z110z : data_tmp1 = 10'b0110101110;
  55
        13'b00111100z1110 : data_tmp1 = 10'b0110101110;
```

```
13'b0011110010zzz : data_tmp1 = 10'b0110101110;
     13'b00111100110zz : data_tmp1 = 10'b0110101110;
     13'b0011110011111 : data_tmp1 = 10'b0110101110;
     13'b0011110100zzz: data_tmp1 = 10'b0110101110;
     13'b00111101010zz : data_tmp1 = 10'b0110101110;
5
     13'b0011110101100 : data_tmp1 = 10'b0110101110;
      13'b00111101011z1: data_tmp1 = 10'b0110101111;
      13'b00111101z1110 : data_tmp1 = 10'b0110101111;
     13'b0011110110zzz : data_tmp1 = 10'b0110101111;
10
      13'b00111101110zz : data_tmp1 = 10'b0110101111;
      13'b001111011110z: data_tmp1 = 10'b0110101111;
      13'b00111101111111: data_tmp1 = 10'b01101011111;
      13'b001111100zzzz : data_tmp1 = 10'b0110101111;
15
      13'b001111101zzzz : data_tmp1 = 10'b0110110000:
      13'b001111110zzzz : data_tmp1 = 10'b0110110000;
      13'b00111111100zz : data_tmp1 = 10'b0110110000;
      13'b001111111z1zz: data_tmp1 = 10'b0110110001;
20
      13'b00111111110zz : data tmp1 = 10'b0110110001;
      13'b010000000zzzz : data_tmp1 = 10'b0110110001;
      13'b0100000010zzz : data_tmp1 = 10'b0110110001;
      13'b0100000011zzz : data_tmp1 = 10'b0110110010;
25
      13'b010000010zzzz : data_tmp1 = 10'b0110110010;
      13'b0100000110zzz : data_tmp1 = 10'b0110110010;
      13'b01000001110zz : data_tmp1 = 10'b0110110010;
      13'b0100000111100 : data_tmp1 = 10'b0110110010;
30
      13'b01000001111z1: data_tmp1 = 10'b0110110011;
      13'b0100000111110 : data_tmp1 = 10'b0110110011;
      13'b01000010zzzzz : data_tmp1 = 10'b0110110011;
       13'b010000110000z : data_tmp1 = 10'b0110110011;
 35
       13'b0100001100z1z : data_tmp1 = 10'b0110110100;
       13'b010000110z10z : data_tmp1 = 10'b0110110100;
       13'b01000011z10zz : data_tmp1 = 10'b0110110100;
       13'b01000011z111z : data_tmp1 = 10'b0110110100;
       13'b0100001110zzz : data_tmp1 = 10'b0110110100;
 40
       13'b010000111110z : data_tmp1 = 10'b0110110100;
       13'b0100010000zzz : data_tmp1 = 10'b0110110100;
       13'b01000100z1zzz : data_tmp1 = 10'b0110110101;
       13'b0100010010zzz : data_tmp1 = 10'b0110110101;
 45
       13'b0100010100zzz : data_tmp1 = 10'b0110110101;
       13'b01000101010zz : data_tmp1 = 10'b0110110101;
       13'b010001010110z : data_tmp1 = 10'b0110110101;
       13'b0100010101110 : data_tmp1 = 10'b0110110101;
 50
       13'b01000101z1111 : data_tmp1 = 10'b0110110110;
       13'b0100010110zzz : data_tmp1 = 10'b0110110110;
       13'b01000101110zz : data_tmp1 = 10'b0110110110;
       13'b010001011110z : data_tmp1 = 10'b0110110110;
       13'b0100010111110 : data_tmp1 = 10'b0110110110;
 55
       13'b010001100zzzz : data_tmp1 = 10'b0110110110;
```

```
13'b01000110100zz : data_tmp1 = 10'b0110110110:
     13'b010001101010z : data_tmp1 = 10'b0110110110;
     13'b0100011010110 : data_tmp1 = 10'b0110110110;
     13'b010001101z111 : data_tmp1 = 10'b01101101111;
5
     13'b0100011z110zz : data_tmp1 = 10'b0110110111;
     13'b0100011z1110z : data_tmp1 = 10'b0110110111;
     13'b0100011z11110 : data_tmp1 = 10'b0110110111;
     13'b010001110zzzz : data_tmp1 = 10'b0110110111;
     13'b0100011110zzz : data_tmp1 = 10'b0110110111;
10
     13'b0100011111111 : data_tmp1 = 10'b0110111000;
     13'b01001000zzzzz : data_tmp1 = 10'b0110111000;
     13'b0100100100zzz : data_tmp1 = 10'b0110111000;
15
      13'b01001001z1zzz: data_tmp1 = 10'b0110111001;
      13'b0100100110zzz : data_tmp1 = 10'b0110111001;
      13'b010010100zzzz : data_tmp1 = 10'b0110111001;
      13'b0100101010000 : data_tmp1 = 10'b0110111001;
20
      13'b01001010100z1 : data_tmp1 = 10'b0110111010;
      13'b0100101010z10: data_tmp1 = 10'b0110111010;
      13'b010010101z10z : data\_tmp1 = 10'b0110111010;
      13'b010010101z111 : data_tmp1 = 10'b0110111010;
      13'b0100101z110zz : data_tmp1 = 10'b0110111010;
25
      13'b0100101011110 : data_tmp1 = 10'b0110111010;
      13'b010010110zzzz : data_tmp1 = 10'b0110111010;
      13'b0100101110zzz : data_tmp1 = 10'b0110111010;
      13'b01001011111zz : data_tmp1 = 10'b0110111011;
30
      13'b01001100zzzzz : data_tmp1 = 10'b0110111011;
      13'b01001101000zz : data_tmp1 = 10'b0110111011;
      13'b010011010010z: data_tmp1 = 10'b0110111011;
      13'b0100110100110 : data_tmp1 = 10'b0110111011;
35
      13'b010011010z111 : data\_tmp1 = 10'b01101111100;
      13'b01001101z10zz: data_tmp1 = 10'b01101111100;
      13'b01001101z110z : data_tmp1 = 10'b01101111100;
       13'b01001101z1110 : data_tmp1 = 10'b0110111100;
       13'b0100110110zzz: data_tmp1 = 10'b01101111100;
 40
       13'b0100110111111 : data_tmp1 = 10'b0110111100;
       13'b010011100zzzz : data_tmp1 = 10'b0110111100;
       13'b010011101000z : data_tmp1 = 10'b01101111100;
       13'b0100111010010 : data_tmp1 = 10'b0110111100;
 45
       13'b0100111010z11: data_tmp1 = 10'b0110111101;
       13'b010011101z10z : data_tmp1 = 10'b0110111101;
       13'b010011101z110 : data_tmp1 = 10'b0110111101;
       13'b0100111z110zz : data_tmp1 = 10'b0110111101;
       13'b0100111011111 : data_tmp1 = 10'b0110111101;
 50
       13'b010011110zzzz: data_tmp1 = 10'b0110111101;
       13'b0100111110zzz : data_tmp1 = 10'b0110111101;
       13'b010011111110z : data_tmp1 = 10'b0110111101;
       13'b0100111111110: data_tmp1 = 10'b0110111101;
 55
       13'b0100111111111 : data_tmp1 = 10'b0110111110;
```

```
13'b01010000zzzzz : data_tmp1 = 10'b0110111110;
     13'b0101000100zzz : data_tmp1 = 10'b0110111110;
     13'b01010001010zz : data_tmp1 = 10'b0110111110;
     13'b0101000101100 : data_tmp1 = 10'b0110111110;
5
     13'b01010001011z1: data_tmp1 = 10'b0110111111;
     13'b01010001z1110 : data_tmp1 = 10'b0110111111;
     13'b0101000110zzz : data_tmp1 = 10'b0110111111;
     13'b01010001110zz : data_tmp1 = 10'b01101111111;
     13'b010100011110z : data_tmp1 = 10'b0110111111;
10
     13'b0101000111111 : data_tmp1 = 10'b0110111111;
     13'b010100100zzzz : data_tmp1 = 10'b0110111111;
     13'b0101001010zzz : data_tmp1 = 10'b0110111111;
      13'b010100101100z : data_tmp1 = 10'b0110111111;
      13'b0101001011010 : data_tmp1 = 10'b0110111111;
15
      13'b0101001011z11: data_tmp1 = 10'b0111000000;
      13'b0101001z1110z : data_tmp1 = 10'b0111000000;
      13'b0101001z11110 : data_tmp1 = 10'b0111000000;
      13'b010100110zzzz : data tmp1 = 10'b0111000000;
20
      13'b0101001110zzz : data_tmp1 = 10'b0111000000;
      13'b01010011110zz : data_tmp1 = 10'b0111000000;
      13'b0101001111111 : data_tmp1 = 10'b0111000000;
13'b0101010000zzz : data_tmp1 = 10'b0111000000;
      13'b010101000100z : data\_tmp1 = 10'b0111000000;
25
      13'b0101010001z1z : data_tmp1 = 10'b0111000001;
      13'b01010100z110z : data_tmp1 = 10'b0111000001;
      13'b0101010z10zzz : data_tmp1 = 10'b0111000001;
      13'b01010100110zz : data_tmp1 = 10'b0111000001;
30
      13'b010101001111z : data_tmp1 = 10'b0111000001;
      13'b010101010zzzz : data_tmp1 = 10'b0111000001;
      13'b0101010111100z: data_tmp1 = 10'b0111000001;
       13'b0101010111z1z : data_tmp1 = 10'b0111000010;
 35
      13'b010101011110z : data_tmp1 = 10'b0111000010;
       13'b01010110zzzzz: data_tmp1 = 10'b0111000010;
       13'b0101011100zzz : data_tmp1 = 10'b0111000010;
       13'b010101110100z : data_tmp1 = 10'b0111000010;
       13'b0101011101010 : data_tmp1 = 10'b0111000010;
 40
       13'b0101011101z11 : data_tmp1 = 10'b0111000011;
       13'b01010111z110z : data_tmp1 = 10'b0111000011;
       13'b01010111z1110 : data_tmp1 = 10'b0111000011;
       13'b0101011110zzz : data_tmp1 = 10'b0111000011;
 45
       13'b01010111110zz : data_tmp1 = 10'b0111000011;
       13'b01010111111111 : data_tmp1 = 10'b0111000011;
       13'b010110000zzzz : data_tmp1 = 10'b0111000011;
       13'b0101100010zzz : data_tmp1 = 10'b0111000011:
       13'b01011000110zz : data_tmp1 = 10'b0111000011;
 50
       13'b0101100z111zz : data_tmp1 = 10'b0111000100;
       13'b010110010zzzz : data_tmp1 = 10'b0111000100;
       13'b0101100110zzz : data_tmp1 = 10'b0111000100;
       13'b01011001110zz : data_tmp1 = 10'b0111000100;
 55
       13'b0101101000zzz : data_tmp1 = 10'b0111000100;
```

```
13'b01011010010zz : data_tmp1 = 10'b0111000100;
     13'b010110100110z : data_tmp1 = 10'b0111000100;
     13'b0101101001110 : data_tmp1 = 10'b0111000100;
     13'b01011010z1111: data_tmp1 = 10'b0111000101;
5
     13'b0101101z10zzz : data_tmp1 = 10'b0111000101;
     13'b0101101z110zz : data_tmp1 = 10'b0111000101;
     13'b0101101z1110z : data_tmp1 = 10'b0111000101;
     13'b0101101z11110 : data_tmp1 = 10'b0111000101;
     13'b010110110zzzz : data_tmp1 = 10'b0111000101;
10
     13'b0101101111111 : data_tmp1 = 10'b0111000101;
      13'b010111000000z : data_tmp1 = 10'b0111000101;
      13'b0101110000z1z : data_tmp1 = 10'b0111000110;
      13'b010111000z10z : data_tmp1 = 10'b0111000110;
15
      13'b01011100z10zz : data_tmp1 = 10'b0111000110;
      13'b01011100z111z : data_tmp1 = 10'b0111000110;
      13'b0101110010zzz : data_tmp1 = 10'b0111000110;
      13'b010111001110z : data_tmp1 = 10'b0111000110;
      13'b010111010zzzz : data_tmp1 = 10'b0111000110;
20
      13'b01011101100zz : data_tmp1 = 10'b0111000110;
13'b010111011010z : data_tmp1 = 10'b0111000110;
      13'b0101110110110 : data_tmp1 = 10'b0111000110;
      13'b010111011z111 : data_tmp1 = 10'b0111000111;
25
      13'b01011101110zz : data_tmp1 = 10'b0111000111;
      13'b010111011110z : data_tmp1 = 10'b0111000111;
13'b0101110111110 : data_tmp1 = 10'b0111000111;
      13'b01011110zzzzz : data_tmp1 = 10'b0111000111;
      13'b0101111100zzz : data_tmp1 = 10'b0111000111;
30
      13'b01011111010zz : data_tmp1 = 10'b0111000111;
       13'b01011111z11zz : data_tmp1 = 10'b0111001000;
       13'b0101111110zzz : data_tmp1 = 10'b0111001000;
       13'b01011111110zz : data_tmp1 = 10'b0111001000;
 35
       13'b01100000zzzzz : data_tmp1 = 10'b0111001000;
       13'b011000010000z : data_tmp1 = 10'b0111001000:
       13'b0110000100z1z : data_tmp1 = 10'b0111001001;
       13'b011000010z10z : data\_tmp1 = 10'b0111001001,
 40
       13'b01100001z10zz : data_tmp1 = 10'b0111001001;
       13'b01100001z111z : data_tmp1 = 10'b0111001001;
       13'b0110000110zzz : data_tmp1 = 10'b0111001001;
       13'b011000011110z : data_tmp1 = 10'b0111001001;
       13'b011000100zzzz : data_tmp1 = 10'b0111001001;
 45
       13'b0110001010zzz : data_tmp1 = 10'b0111001001;
       13'b0110001011000 : data_tmp1 = 10'b0111001001;
       13'b01100010110z1 : data_tmp1 = 10'b0111001010;
       13'b0110001011z10 : data_tmp1 = 10'b0111001010;
 50
       13'b0110001z1110z : data_tmp1 = 10'b0111001010;
       13'b0110001z11111 : data_tmp1 = 10'b0111001010;
       13'b011000110zzzz : data_tmp1 = 10'b0111001010;
        13'b0110001110zzz : data_tmp1 = 10'b0111001010;
        13'b01100011110zz : data_tmp1 = 10'b0111001010;
  55
        13'b0110001111110 : data_tmp1 = 10'b0111001010;
```

```
13'b011001000zzzz : data tmp1 = 10'b0111001010;
      13'b0110010010000 : data tmp1 = 10'b0111001010;
      13'b01100100100z1: data tmp1 = 10'b0111001011:
 5
      13'b0110010010z10: data_tmp1 = 10'b0111001011:
      13'b011001001z10z : data_tmp1 = 10'b0111001011;
      13'b011001001z111 : data_tmp1 = 10'b0111001011;
      13'b0110010z110zz : data_tmp1 = 10'b0111001011;
      13'b0110010z11110 : data_tmp1 = 10'b0111001011;
10
      13'b011001010zzzz : data tmp1 = 10'b0111001011:
      13'b0110010110zzz : data tmp1 = 10'b0111001011:
      13'b011001011110z : data_tmp1 = 10'b0111001011;
      13'b01100101111111 : data_tmp1 = 10'b0111001011;
      13'b0110011000zzz : data_tmp1 = 10'b0111001011;
15
      13'b011001100100z : data_tmp1 = 10'b0111001011:
      13'b0110011001010: data_tmp1 = 10'b0111001011:
      13'b0110011001z11 : data_tmp1 = 10'b0111001100;
      13'b01100110z110z : data_tmp1 = 10'b0111001100:
      13'b01100110z1110 : data tmp1 = 10'b0111001100;
20
      13'b0110011z10zzz : data tmp1 = 10'b0111001100:
      13'b0110011z110zz : data tmp1 = 10'b0111001100:
      13'b0110011z11111 : data_tmp1 = 10'b0111001100;
      13'b011001110zzzz : data_tmp1 = 10'b0111001100;
25
      13'b011001111110z : data tmp1 = 10'b0111001100:
      13'b0110011111110 : data_tmp1 = 10'b0111001100;
      13'b01101000000zz : data_tmp1 = 10'b0111001100:
      13'b0110100000100 : data tmp1 = 10'b0111001100:
      13'b01101000001z1: data_tmp1 = 10'b0111001101;
30
      13'b011010000z110 : data_tmp1 = 10'b0111001101:
      13'b01101000z10zz : data_tmp1 = 10'b0111001101;
      13'b01101000z110z: data tmp1 = 10'b0111001101:
      13'b01101000z1111: data tmp1 = 10'b0111001101:
      13'b0110100z10zzz : data_tmp1 = 10'b0111001101;
35
      13'b0110100z11110 : data_tmp1 = 10'b0111001101;
      13'b011010010zzzz : data tmp1 = 10'b0111001101:
      13'b01101001110zz : data_tmp1 = 10'b0111001101;
      13'b011010011110z: data_tmp1 = 10'b0111001101:
40
      13'b01101001111111: data tmp1 = 10'b0111001101:
      13'b01101010zzzzz : data_tmp1 = 10'b0111001110:
      13'b011010110zzzz : data tmp1 = 10'b0111001110:
      13'b0110101110zzz : data tmp1 = 10'b0111001110:
      13'b01101011110zz : data_tmp1 = 10'b0111001110:
45
      13'b01101011111zz : data_tmp1 = 10'b0111001111:
      13'b01101100zzzzz : data_tmp1 = 10'b0111001111;
      13'b011011010zzzz : data_tmp1 = 10'b0111001111:
50
      13'b0110110110zzz : data_tmp1 = 10'b0111001111:
      13'b0110110111000 : data_tmp1 = 10'b0111001111;
      13'b01101101110z1: data_tmp1 = 10'b0111010000;
      13'b0110110111z10 : data_tmp1 = 10'b0111010000;
      13'b011011011110z : data\_tmp1 = 10'b0111010000:
55
      13'b0110110111111 : data_tmp1 = 10'b0111010000;
```

```
13'b01101110zzzzz : data_tmp1 = 10'b0111010000;
     13'b011011110zzzz : data_tmp1 = 10'b0111010000;
     13'b0110111110zzz : data_tmp1 = 10'b0111010000;
     13'b0110111111zzz : data_tmp1 = 10'b0111010001;
5
     13'b01110000zzzzz : data_tmp1 = 10'b0111010001;
     13'b011100010zzzz : data_tmp1 = 10'b0111010001;
     13'b01110001100zz : data_tmp1 = 10'b0111010001;
13'b011100011010z : data_tmp1 = 10'b0111010001;
     13'b0111000110110 : data_tmp1 = 10'b0111010001;
10
     13'b011100011z111 : data_tmp1 = 10'b0111010010;
     13'b01110001110zz : data_tmp1 = 10'b0111010010;
      13'b011100011110z : data_tmp1 = 10'b0111010010;
      13'b0111000111110: data_tmp1 = 10'b0111010010;
15
      13'b01110010zzzzz: data_tmp1 = 10'b0111010010;
      13'b011100110zzzz : data_tmp1 = 10'b0111010010;
      13'b0111001110zzz : data_tmp1 = 10'b0111010010;
      13'b0111001111zzz : data_tmp1 = 10'b0111010011;
20
      13'b01110100zzzzz : data_tmp1 = 10'b0111010011;
      13'b011101010zzzz : data_tmp1 = 10'b0111010011;
      13'b0111010110zzz : data_tmp1 = 10'b0111010011;
      13'b011101011100z : data_tmp1 = 10'b0111010011;
25
      13'b0111010111z1z : data_tmp1 = 10'b0111010100;
      13'b011101011110z : data_tmp1 = 10'b0111010100;
      13'b01110110zzzzz : data_tmp1 = 10'b0111010100;
      13'b011101110zzzz : data_tmp1 = 10'b0111010100;
      13'b0111011110zzz : data_tmp1 = 10'b0111010100;
30
      13'b01110111110zz : data_tmp1 = 10'b0111010100;
      13'b0111011111100 : data_tmp1 = 10'b0111010100;
      13'b01110111111z1 : data_tmp1 = 10'b0111010101;
      13'b0111011111110 : data_tmp1 = 10'b0111010101;
 35
      13'b0111100zzzzzz: data_tmp1 = 10'b0111010101;
       13'b0111101000000 : data_tmp1 = 10'b0111010101;
       13'b01111010000z1 : data_tmp1 = 10'b0111010110;
       13'b0111101000z10 : data_tmp1 = 10'b0111010110;
 40
       13'b011110100z10z : data_tmp1 = 10'b0111010110;
       13'b011110100z111 : data_tmp1 = 10'b0111010110;
       13'b01111010z10zz : data_tmp1 = 10'b0111010110;
       13'b01111010z1110 : data_tmp1 = 10'b0111010110;
       13'b0111101z10zzz : data_tmp1 = 10'b0111010110;
 45
       13'b0111101z1110z : data_tmp1 = 10'b0111010110;
       13'b0111101z11111 : data_tmp1 = 10'b0111010110;
       13'b011110110zzzz : data_tmp1 = 10'b0111010110;
       13'b01111011110zz : data_tmp1 = 10'b0111010110;
       13'b0111101111110 : data_tmp1 = 10'b0111010110;
 50
       13'b01111100000zz : data_tmp1 = 10'b0111010110;
       13'b011111000010z : data_tmp1 = 10'b0111010110;
       13'b011111000z11z : data_tmp1 = 10'b0111010111;
       13'b01111100z10zz : data_tmp1 = 10'b0111010111;
  55
       13'b01111100z110z : data_tmp1 = 10'b0111010111;
```

```
13'b0111110z10zzz : data_tmp1 = 10'b0111010111;
     13'b0111110z1111z: data_tmp1 = 10'b0111010111;
     13'b011111010zzzz : data_tmp1 = 10'b0111010111;
     13'b01111101110zz : data_tmp1 = 10'b0111010111;
     13'b011111011110z : data_tmp1 = 10'b0111010111;
5
     13'b0111111000zzz : data_tmp1 = 10'b0111010111;
     13'b01111110010zz : data_tmp1 = 10'b0111010111;
     13'b0111111001100 : data_tmp1 = 10'b0111010111;
     13'b01111110011z1 : data_tmp1 = 10'b0111011000;
10
     13'b01111110z1110 : data_tmp1 = 10'b0111011000;
     13'b0111111z10zzz : data_tmp1 = 10'b0111011000;
      13'b0111111z110zz : data_tmp1 = 10'b0111011000;
      13'b0111111z1110z : data_tmp1 = 10'b0111011000;
      13'b0111111z11111 : data_tmp1 = 10'b0111011000;
15
      13'b011111110zzzz : data_tmp1 = 10'b0111011000;
      13'b0111111111110: data tmp1 = 10'b0111011000;
      13'b100000000zzzz : data tmp1 = 10'b0111011000:
      13'b10000000100zz : data tmp1 = 10'b0111011000;
20
      13'b100000001z1zz : data_tmp1 = 10'b0111011001;
      13'b1000000z110zz : data_tmp1 = 10'b0111011001;
      13'b100000010zzzz : data_tmp1 = 10'b0111011001;
      13'b1000000110zzz : data_tmp1 = 10'b0111011001;
      13'b10000001111zz : data_tmp1 = 10'b0111011001;
25
      13'b100000100zzzz : data_tmp1 = 10'b0111011001;
      13'b1000001010zzz : data_tmp1 = 10'b0111011001;
      13'b10000010110zz : data_tmp1 = 10'b0111011001;
      13'b100000101110z: data_tmp1 = 10'b0111011001;
30
      13'b1000001z1111z : data_tmp1 = 10'b0111011010;
      13'b100000110zzzz : data tmp1 = 10'b0111011010;
      13'b1000001110zzz : data_tmp1 = 10'b0111011010;
      13'b10000011110zz : data_tmp1 = 10'b0111011010;
      13'b100000111110z : data_tmp1 = 10'b0111011010;
35
      13'b10000100zzzzz : data_tmp1 = 10'b0111011010;
      13'b1000010100zzz : data_tmp1 = 10'b0111011010;
      13'b10000101z1zzz: data_tmp1 = 10'b0111011011;
       13'b1000010110zzz : data_tmp1 = 10'b0111011011;
40
       13'b10000110zzzzz : data tmp1 = 10'b0111011011;
       13'b100001110zzzz : data tmp1 = 10'b0111011011;
       13'b10000111100zz : data_tmp1 = 10'b0111011011;
       13'b100001111z1zz: data_tmp1 = 10'b0111011100;
 45
       13'b100001111110zz: data tmp1 = 10'b0111011100:
       13'b1000100zzzzzz : data_tmp1 = 10'b0111011100;
       13'b1000101000000 : data_tmp1 = 10'b0111011100;
       13'b10001010000z1: data_tmp1 = 10'b0111011101;
 50
       13'b1000101000z10 : data_tmp1 = 10'b0111011101;
       13'b100010100z10z : data_tmp1 = 10'b0111011101;
       13'b100010100z111 : data_tmp1 = 10'b0111011101:
       13'b10001010z10zz : data_tmp1 = 10'b0111011101;
       13'b10001010z1110 : data_tmp1 = 10'b0111011101;
 55
       13'b1000101z10zzz : data_tmp1 = 10'b0111011101:
```

```
13'b1000101z1110z : data_tmp1 = 10'b0111011101;
     13'b1000101z11111 : data_tmp1 = 10'b0111011101:
     13'b100010110zzzz : data_tmp1 = 10'b0111011101;
     13'b10001011110zz : data_tmp1 = 10'b0111011101;
     13'b1000101111110: data_tmp1 = 10'b0111011101;
     13'b1000110000zzz : data_tmp1 = 10'b0111011101;
     13'b10001100010zz : data_tmp1 = 10'b0111011101;
     13'b100011000110z : data_tmp1 = 10'b0111011101;
     13'b1000110001110 : data_tmp1 = 10'b0111011101;
10
     13'b10001100z1111 : data_tmp1 = 10'b0111011110:
     13'b1000110z10zzz : data tmp1 = 10'b0111011110:
     13'b1000110z110zz : data_tmp1 = 10'b0111011110;
     13'b1000110z1110z : data_tmp1 = 10'b0111011110;
      13'b1000110z11110 : data_tmp1 = 10'b0111011110;
15
      13'b100011010zzzz : data_tmp1 = 10'b0111011110;
      13'b10001101111111: data tmp1 = 10'b0111011110;
      13'b100011100zzzz : data_tmp1 = 10'b0111011110;
      13'b1000111010zzz : data_tmp1 = 10'b0111011110;
      13'b10001110110zz : data_tmp1 = 10'b0111011110;
20
      13'b100011101110z : data_tmp1 = 10'b0111011110;
      13'b1000111011110 : data_tmp1 = 10'b0111011110;
      13'b1000111z11111 : data_tmp1 = 10'b0111011111:
      13'b100011110zzzz : data_tmp1 = 10'b0111011111;
25
      13'b1000111110zzz : data_tmp1 = 10'b0111011111;
      13'b10001111110zz : data_tmp1 = 10'b0111011111;
      13'b100011111110z : data_tmp1 = 10'b0111011111;
      13'b1000111111110 : data_tmp1 = 10'b0111011111;
      13'b10010000zzzzz : data_tmp1 = 10'b0111011111;
30
      13'b100100010zzzz : data_tmp1 = 10'b0111011111;
      13'b100100z11zzzz : data_tmp1 = 10'b0111100000;
      13'b10010010zzzzz : data_tmp1 = 10'b0111100000;
      13'b100100110zzzz : data_tmp1 = 10'b0111100000;
35
      13'b100101000000z : data_tmp1 = 10'b0111100000;
      13'b1001010000010 : data_tmp1 = 10'b0111100000:
       13'b1001010000z11 : data_tmp1 = 10'b0111100001;
       13'b100101000z10z : data_tmp1 = 10'b0111100001;
 40
       13'b100101000z110 : data_tmp1 = 10'b0111100001;
       13'b10010100z10zz: data_tmp1 = 10'b0111100001;
       13'b10010100z1111 : data_tmp1 = 10'b0111100001;
       13'b1001010z10zzz : data_tmp1 = 10'b0111100001;
       13'b1001010z1110z : data_tmp1 = 10'b0111100001;
 45
       13'b1001010z11110 : data_tmp1 = 10'b0111100001;
       13'b100101010zzzz : data_tmp1 = 10'b0111100001;
       13'b100101011110zz : data_tmp1 = 10'b0111100001;
       13'b10010101111111 : data_tmp1 = 10'b0111100001;
       13'b100101100zzzz : data_tmp1 = 10'b0111100001;
 50
       13'b10010110100zz : data_tmp1 = 10'b0111100001;
       13'b100101101010z : data_tmp1 = 10'b0111100001;
       13'b1001011010110 : data_tmp1 = 10'b0111100001;
       13'b100101101z111 : data_tmp1 = 10'b0111100010;
 55
       13'b1001011z110zz : data_tmp1 = 10'b0111100010:
```

```
13'b1001011z1110z : data tmp1 = 10'b0111100010;
      13'b1001011z11110 : data_tmp1 = 10'b0111100010;
      13'b100101110zzzz : data_tmp1 = 10'b0111100010;
      13'b1001011110zzz : data_tmp1 = 10'b0111100010;
      5
      13'b10011000zzzzz : data_tmp1 = 10'b0111100010;
      13'b1001100100zzz : data_tmp1 = 10'b0111100010;
      13'b10011001010zz : data_tmp1 = 10'b0111100010;
      13'b1001100101100 : data_tmp1 = 10'b0111100010;
10
      13'b10011001011z1: data tmp1 = 10'b0111100011;
      13'b10011001z1110 : data_tmp1 = 10'b0111100011;
      13'b100110z110zzz : data_tmp1 = 10'b0111100011;
      13'b100110z1110zz : data_tmp1 = 10'b0111100011;
      13'b100110z11110z : data\_tmp1 = 10'b0111100011;
15
      13'b100110z1111111 : data_tmp1 = 10'b0111100011;
      13'b10011010zzzzz : data_tmp1 = 10'b0111100011;
      13'b100110110zzzz : data_tmp1 = 10'b0111100011;
      13'b1001101111110 : data_tmp1 = 10'b0111100011;
      13'b10011100000zz : data tmp1 = 10'b0111100011;
20
      13'b100111000z1zz : data_tmp1 = 10'b0111100100:
      13'b10011100z10zz : data_tmp1 = 10'b0111100100;
      13'b1001110z10zzz : data_tmp1 = 10'b0111100100;
      13'b1001110z111zz : data_tmp1 = 10'b0111100100;
25
      13'b100111010zzzz : data_tmp1 = 10'b0111100100;
      13'b10011101110zz : data tmp1 = 10'b0111100100;
      13'b100111100zzzz : data_tmp1 = 10'b0111100100;
      13'b1001111010zzz : data_tmp1 = 10'b0111100100;
      13'b10011110110zz : data_tmp1 = 10'b0111100100;
30
      13'b1001111011100 : data_tmp1 = 10'b0111100100;
      13'b10011110111z1: data tmp1 = 10'b0111100101:
      13'b1001111z11110 : data tmp1 = 10'b0111100101
      13'b100111110zzzz : data_tmp1 = 10'b0111100101;
35
      13'b1001111110zzz : data_tmp1 = 10'b0111100101;
      13'b10011111110zz : data_tmp1 = 10'b0111100101:
      13'b100111111110z : data_tmp1 = 10'b0111100101;
      13'b1001111111111 : data_tmp1 = 10'b0111100101;
      13'b10100000zzzzz : data_tmp1 = 10'b0111100101:
40
     13'b101000010zzzz : data_tmp1 = 10'b0111100101;
     13'b10100001100zz : data_tmp1 = 10'b0111100101;
     13'b101000011010z : data tmp1 = 10'b0111100101;
      13'b1010000110110 : data_tmp1 = 10'b0111100101:
45
      13'b101000011z111 : data_tmp1 = 10'b0111100110;
     13'b101000z1110zz : data_tmp1 = 10'b0111100110;
     13'b101000z11110z : data\_tmp1 = 10'b0111100110;
      13'b101000z111110 : data_tmp1 = 10'b0111100110:
     13'b10100010zzzzz : data_tmp1 = 10'b0111100110;
50
     13'b101000110zzzz : data_tmp1 = 10'b0111100110;
     13'b1010001110zzz : data_tmp1 = 10'b0111100110;
     13'b10100011111111 : data_tmp1 = 10'b0111100110:
     13'b101001000zzzz : data_tmp1 = 10'b0111100110;
     13'b101001001000z : data_tmp1 = 10'b0111100110;
55
     13'b1010010010010 : data_tmp1 = 10'b0111100110;
```

```
13'b1010010010z11 : data_tmp1 = 10'b0111100111;
     13'b101001001z10z : data_tmp1 = 10'b0111100111;
     13'b101001001z110 : data_tmp1 = 10'b0111100111;
     13'b1010010z110zz : data_tmp1 = 10'b0111100111;
     13'b1010010z11111 : data_tmp1 = 10'b0111100111;
5
     13'b101001z10zzzz : data_tmp1 = 10'b0111100111;
     13'b1010010110zzz : data_tmp1 = 10'b0111100111;
     13'b101001011110z : data_tmp1 = 10'b0111100111;
     13'b1010010111110 : data_tmp1 = 10'b0111100111;
     13'b10100110zzzzz : data_tmp1 = 10'b0111100111;
10
     13'b101001111zzzz : data tmp1 = 10'b0111101000;
     13'b1010100zzzzzz : data_tmp1 = 10'b0111101000;
     13'b101010100zzzz : data_tmp1 = 10'b0111101000;
15
      13'b1010101z1zzzz : data_tmp1 = 10'b0111101001;
      13'b101010110zzzz : data_tmp1 = 10'b0111101001;
      13'b10101100zzzzz : data_tmp1 = 10'b0111101001;
      13'b101011010zzzz: data_tmp1 = 10'b0111101001;
20
      13'b101011z11zzzz : data_tmp1 = 10'b0111101010;
      13'b101011110zzzzz: data_tmp1 = 10'b0111101010;
      13'b1010111110zzzz : data_tmp1 = 10'b0111101010;
      13'b101100000zzzz : data_tmp1 = 10'b0111101010;
13'b101100001000z : data_tmp1 = 10'b0111101010;
25
      13'b1011000010010 : data_tmp1 = 10'b0111101010;
      13'b1011000010z11 : data_tmp1 = 10'b0111101011;
      13'b101100001z10z : data_tmp1 = 10'b0111101011;
      13'b101100001z110 : data_tmp1 = 10'b0111101011;
30
      13'b1011000z110zz : data_tmp1 = 10'b0111101011;
      13'b1011000z11111 : data_tmp1 = 10'b0111101011;
      13'b101100z10zzzz : data_tmp1 = 10'b0111101011;
      13'b1011000110zzz : data_tmp1 = 10'b0111101011;
       13'b101100011110z : data_tmp1 = 10'b0111101011;
 35
       13'b1011000111110 : data_tmp1 = 10'b0111101011;
       13'b10110010zzzzz : data_tmp1 = 10'b0111101011;
       13'b10110011100zz : data_tmp1 = 10'b0111101011;
       13'b101100111010z : data_tmp1 = 10'b0111101011;
       13'b1011001110110 : data_tmp1 = 10'b0111101011;
 40
       13'b101100111z111 : data_tmp1 = 10'b0111101100;
       13'b10110011110zz : data_tmp1 = 10'b0111101100;
       13'b101100111110z : data_tmp1 = 10'b0111101100;
       13'b1011001111110 : data_tmp1 = 10'b0111101100;
 45
       13'b1011010zzzzzz : data_tmp1 = 10'b0111101100;
       13'b101101100zzzz : data_tmp1 = 10'b0111101100;
       13'b1011011010zzz : data_tmp1 = 10'b0111101100;
       13'b10110110110zz : data_tmp1 = 10'b0111101100;
       13'b101101101110z : data_tmp1 = 10'b0111101100;
 50
       13'b1011011z1111z : data_tmp1 = 10'b0111101101;
       13'b101101110zzzz : data_tmp1 = 10'b0111101101;
       13'b1011011110zzz : data_tmp1 = 10'b0111101101;
       13'b10110111110zz : data_tmp1 = 10'b0111101101;
  55
        13'b101101111110z : data_tmp1 = 10'b0111101101;
```

```
13'b1011100zzzzzz : data_tmp1 = 10'b0111101101;
      13'b10111010000zz : data_tmp1 = 10'b0111101101:
      13'b101110100010z : data_tmp1 = 10'b0111101101;
 5
      13'b101110100z11z: data tmp1 = 10'b0111101110:
      13'b10111010z10zz : data_tmp1 = 10'b0111101110;
      13'b10111010z110z : data_tmp1 = 10'b0111101110;
      13'b1011101z10zzz : data_tmp1 = 10'b0111101110;
      13'b1011101z1111z : data_tmp1 = 10'b0111101110;
      13'b101110110zzzz : data tmp1 = 10'b0111101110:
10
      13'b10111011110zz : data_tmp1 = 10'b0111101110;
      13'b101110111110z : data_tmp1 = 10'b0111101110:
      13'b10111100zzzzz : data_tmp1 = 10'b0111101110;
      13'b1011110100zzz : data_tmp1 = 10'b0111101110:
      13'b10111101010zz : data_tmp1 = 10'b0111101110;
15
      13'b101111010110z : data_tmp1 = 10'b0111101110:
      13'b1011110101110 : data_tmp1 = 10'b0111101110;
      13'b10111101z11111: data tmp1 = 10'b01111011111:
      13'b101111z110zzz : data_tmp1 = 10'b0111101111;
20
      13'b101111z1110zz : data tmp1 = 10'b0111101111;
      13'b101111z11110z : data_tmp1 = 10'b0111101111:
      13'b101111z111110 : data_tmp1 = 10'b0111101111;
      13'b10111110zzzzz : data_tmp1 = 10'b0111101111;
     13'b101111110zzzz : data_tmp1 = 10'b0111101111
25
      13'b1011111111111 : data tmp1 = 10'b0111101111;
      13'b110000000zzzz : data_tmp1 = 10'b0111101111;
      13'b1100000010zzz : data_tmp1 = 10'b0111101111;
      13'b110000001100z : data_tmp1 = 10'b0111101111:
      13'b1100000011010 : data_tmp1 = 10'b0111101111;
30
      13'b1100000011z11 : data tmp1 = 10'b0111110000:
      13'b1100000z1110z: data tmp1 = 10'b0111110000:
      13'b1100000z11110 : data_tmp1 = 10'b0111110000:
      13'b110000z10zzzz : data_tmp1 = 10'b0111110000;
35
      13'b110000z110zzz : data_tmp1 = 10'b0111110000:
      13'b110000z1110zz : data_tmp1 = 10'b0111110000;
      13'b110000z1111111 : data_tmp1 = 10'b0111110000;
      13'b11000010zzzzz : data_tmp1 = 10'b0111110000;
      13'b110000111110z : data_tmp1 = 10'b0111110000;
40
      13'b11000011111110 : data_tmp1 = 10'b0111110000;
      13'b1100010000zzz : data_tmp1 = 10'b0111110000;
      13'b1100010001000 : data tmp1 = 10'b0111110000;
45
      13'b11000100010z1 : data_tmp1 = 10'b0111110001;
      13'b1100010001z10: data_tmp1 = 10'b0111110001:
      13'b11000100z110z : data\_tmp1 = 10'b0111110001
      13'b11000100z11111 : data_tmp1 = 10'b0111110001;
      13'b1100010z10zzz : data_tmp1 = 10'b0111110001;
      13'b1100010z110zz : data_tmp1 = 10'b0111110001;
50
      13'b1100010z11110: data_tmp1 = 10'b0111110001:
     13'b110001z10zzzz : data_tmp1 = 10'b0111110001;
      13'b110001011110z : data tmp1 = 10'b0111110001;
      13'b11000101111111 : data_tmp1 = 10'b0111110001:
55
      13'b11000110zzzzz : data_tmp1 = 10'b0111110001;
      13'b1100011110zzz : data_tmp1 = 10'b0111110001:
```

```
13'b1100011111zzz : data_tmp1 = 10'b0111110010;
     13'b1100100zzzzzz : data_tmp1 = 10'b0111110010;
     13'b11001010zzzzz : data_tmp1 = 10'b0111110010;
     13'b1100101100zzz : data_tmp1 = 10'b0111110010;
     13'b110010110100z : data_tmp1 = 10'b0111110010;
5
     13'b1100101101z1z : data_tmp1 = 10'b0111110011;
     13'b11001011z110z : data_tmp1 = 10'b0111110011;
     13'b1100101110zzz : data_tmp1 = 10'b0111110011;
     13'b11001011110zz : data_tmp1 = 10'b0111110011;
10
     13'b110010111111z : data_tmp1 = 10'b0111110011;
     13'b1100110zzzzzz : data_tmp1 = 10'b0111110011;
     13'b110011100zzzz : data_tmp1 = 10'b0111110011;
     13'b1100111010zzz : data_tmp1 = 10'b0111110011;
     13'b11001110110zz : data_tmp1 = 10'b0111110011;
15
      13'b1100111011100 : data_tmp1 = 10'b0111110011;
      13'b11001110111z1 : data\_tmp1 = 10'b01111110100;
      13'b1100111z11110 : data_tmp1 = 10'b0111110100;
      13'b110011110zzzz : data tmp1 = 10'b0111110100;
20
      13'b1100111110zzz : data_tmp1 = 10'b0111110100;
      13'b11001111110zz : data_tmp1 = 10'b0111110100;
      13'b110011111110z : data_tmp1 = 10'b0111110100;
      13'b1100111111111 : data_tmp1 = 10'b0111110100;
      13'b1101000zzzzzz : data_tmp1 = 10'b0111110100;
25
      13'b110100100zzzz : data_tmp1 = 10'b0111110100;
      13'b110100101000z : data_tmp1 = 10'b0111110100;
      13'b1101001010010 : data_tmp1 = 10'b0111110100;
      13'b1101001010z11 : data_tmp1 = 10'b0111110101;
30
      13'b110100101z10z : data_tmp1 = 10'b0111110101;
      13'b110100101z110 : data_tmp1 = 10'b0111110101;
      13'b1101001z110zz : data_tmp1 = 10'b0111110101;
      13'b1101001z11111 : data_tmp1 = 10'b0111110101;
      13'b110100110zzzz : data_tmp1 = 10'b0111110101;
35
      13'b1101001110zzz : data_tmp1 = 10'b0111110101;
       13'b1101001111110z: data_tmp1 = 10'b0111110101;
       13'b1101001111110 : data_tmp1 = 10'b0111110101;
       13'b1101010zzzzzz: data_tmp1 = 10'b0111110101;
       13'b1101011000zzz : data_tmp1 = 10'b0111110101;
 40
       13'b110101100100z : data_tmp1 = 10'b0111110101;
       13'b1101011001z1z : data_tmp1 = 10'b0111110110;
       13'b11010110z110z : data_tmp1 = 10'b0111110110;
       13'b1101011z10zzz : data_tmp1 = 10'b0111110110;
 45
       13'b1101011z110zz : data_tmp1 = 10'b0111110110;
       13'b1101011z1111z : data_tmp1 = 10'b0111110110;
       13'b110101110zzzz : data tmp1 = 10'b0111110110;
       13'b110101111110z : data_tmp1 = 10'b0111110110;
       13'b1101100zzzzzz : data_tmp1 = 10'b0111110110;
 50
       13'b11011010000zz : data_tmp1 = 10'b0111110110;
       13'b110110100z1zz : data_tmp1 = 10'b0111110111;
       13'b11011010z10zz : data_tmp1 = 10'b0111110111;
       13'b1101101z10zzz : data_tmp1 = 10'b0111110111;
 55
       13'b1101101z111zz : data_tmp1 = 10'b0111110111;
```

```
13'b110110110zzzz : data_tmp1 = 10'b0111110111;
      13'b11011011110zz : data tmp1 = 10'b0111110111:
      13'b1101110zzzzzz : data_tmp1 = 10'b0111110111;
      13'b1101111zzzzzz : data tmp1 = 10'b0111111000:
 5
      13'b11100000zzzzz: data tmp1 = 10'b0111111000:
      13'b111000010zzzz : data_tmp1 = 10'b0111111000:
      13'b1110000110zzz : data_tmp1 = 10'b0111111000;
      13'b11100001110zz : data_tmp1 = 10'b0111111000:
10
      13'b111000011110z : data\_tmp1 = 10'b0111111000;
      13'b111000z11111z: data tmp1 = 10'b0111111001;
      13'b11100010zzzzz : data_tmp1 = 10'b0111111001;
      13'b111000110zzzz : data tmp1 = 10'b0111111001:
      13'b1110001110zzz : data_tmp1 = 10'b0111111001;
15
      13'b11100011110zz : data tmp1 = 10'b0111111001;
      13'b111000111110z : data tmp1 = 10'b0111111001;
      13'b11100100zzzzz : data_tmp1 = 10'b0111111001;
      13'b111001010zzzz : data_tmp1 = 10'b0111111001;
      13'b1110010110zzz : data_tmp1 = 10'b0111111001;
20
      13'b11100101110zz : data tmp1 = 10'b0111111001:
      13'b111001011110z : data tmp1 = 10'b0111111001:
      13'b1110010111110 : data_tmp1 = 10'b0111111001;
25
      13'b111001z111111 : data_tmp1 = 10'b0111111010;
      13'b11100110zzzzz : data tmp1 = 10'b0111111010;
      13'b111001110zzzz : data_tmp1 = 10'b0111111010;
      13'b1110011110zzz : data_tmp1 = 10'b0111111010:
     13'b11100111110zz : data_tmp1 = 10'b0111111010;
     13'b111001111110z : data_tmp1 = 10'b0111111010;
30
      13'b1110011111110 : data_tmp1 = 10'b0111111010;
      13'b1110100zzzzzz : data tmp1 = 10'b0111111010;
      13'b111010100000z : data\_tmp1 = 10'b0111111010;
      13'b1110101000z1z : data\_tmp1 = 10'b0111111011;
35
      13'b111010100z10z : data\_tmp1 = 10'b0111111011
      13'b11101010z10zz : data_tmp1 = 10'b0111111011;
      13'b11101010z111z : data_tmp1 = 10'b0111111011;
      13'b1110101z10zzz : data tmp1 = 10'b0111111011:
     13'b1110101z1110z : data_tmp1 = 10'b0111111011;
40
      13'b111010110zzzz : data_tmp1 = 10'b0111111011;
     13'b11101011110zz : data_tmp1 = 10'b0111111011;
     13'b111010111111z: data_tmp1 = 10'b0111111011;
      13'b1110110zzzzzz : data_tmp1 = 10'b0111111011:
     13'b11101110000zz : data_tmp1 = 10'b0111111011;
45
      13'b111011100010z : data_tmp1 = 10'b0111111011:
     13'b1110111000110 : data tmp1 = 10'b0111111011:
     13'b111011100z111 : data tmp1 = 10'b0111111100:
     13'b11101110z10zz : data_tmp1 = 10'b0111111100;
50
     13'b11101110z110z : data\_tmp1 = 10'b0111111100;
     13'b11101110z1110 : data_tmp1 = 10'b0111111100;
     13'b1110111z10zzz : data_tmp1 = 10'b0111111100;
     13'b1110111z11111 : data_tmp1 = 10'b0111111100:
     13'b111011110zzzz : data_tmp1 = 10'b0111111100;
55
     13'b11101111110zz : data_tmp1 = 10'b0111111100:
```

```
13'b111011111110z : data_tmp1 = 10'b01111111100;
13'b1110111111110 : data_tmp1 = 10'b01111111100;
     13'b1111000zzzzzz: data_tmp1 = 10'b01111111100;
     13'b1111001000zzz : data_tmp1 = 10'b0111111100;
     13'b11110010010zz : data_tmp1 = 10'b01111111100;
5
     13'b111100100110z : data_tmp1 = 10'b0111111100;
      13'b11110010z111z: data_tmp1 = 10'b0111111101;
      13'b1111001z10zzz : data_tmp1 = 10'b0111111101;
      13'b1111001z110zz : data_tmp1 = 10'b0111111101;
10
      13'b1111001z1110z : data_tmp1 = 10'b0111111101;
      13'b111100110zzzz : data_tmp1 = 10'b0111111101;
      13'b111100111111z : data_tmp1 = 10'b0111111101;
      13'b1111010zzzzzzz: data_tmp1 = 10'b01111111101;
      13'b111101100zzzz : data_tmp1 = 10'b0111111101;
15
      13'b1111011010zzz : data_tmp1 = 10'b0111111101;
      13'b1111011z11zzz : data_tmp1 = 10'b0111111110;
      13'b111101110zzzz: data_tmp1 = 10'b01111111110;
      13'b1111011110zzz : data_tmp1 = 10'b0111111110;
20
      13'b1111100zzzzzz : data_tmp1 = 10'b0111111110;
      13'b11111010zzzzz : data_tmp1 = 10'b0111111110;
      13'b11111011000zz : data_tmp1 = 10'b0111111110;
       13'b111110110z1zz : data tmp1 = 10'b0111111111;
25
       13'b11111011z10zz : data tmp1 = 10'b0111111111;
       13'b11111z1110zzz : data_tmp1 = 10'b0111111111;
       13'b11111z11111zz : data_tmp1 = 10'b0111111111;
       13'b1111110zzzzzz : data_tmp1 = 10'b0111111111;
       13'b11111110zzzzz : data_tmp1 = 10'b0111111111;
 30
       13'b111111110zzzz : data_tmp1 = 10'b0111111111;
       13'b11111111110zz : data_tmp1 = 10'b0111111111;
       default: data tmp1 = 10'bxxxxxxxxxxx;
       endcase
 35
       always @(posedge clk)
        if (enable_3)
         data tmp2 <= data_tmp1;
        assign out data = data_tmp2;
 40
       endmodule
                                           Listing 14
 45
       // SccsId: %W% %G%
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
        Author: Dawood Alam.
 50
        Description: Verilog code for windowing algorithm to enable detection of the
            "active interval" of the COFDM symbol for guard values of:
              64, 128, 256, 512 and an active interval of 2048. (RTL)
  55
        Notes: This module generates the window signal for the FFT in the form
```

```
of valid in and provides the necessary signals for the I/Q
            demodulator, sync interpolator and error handler.
          To DO: Check between successive symbol acquires for consistency
            in timing.
 5
            Window timing pulse
            tracking mode, filter peaks
            IQ and sync interpolator guard pulses.
            Override functions for timing.
10
            Gain confidence by comparing symbol acg vs retrys
      ***********************************
      'timescale 1ns / 100ps
15
      module fft window (in xr,
            in xi,
               clk,
               nrst.
               valid_in,
20
               valid out,
               in resync,
            out_iqgi,
               out_sincgi,
25
               out_rx_guard,
               out_acquired,
               out_fft_window,
               enable 3 4,
               out test.
               track ram address,
30
               xri tmp1,
               xri_tmp5,
               track_ram_rnotw,
               track_ram_enable,
35
               ram addr,
               ram_enable,
               ram_rnotw,
               ram10_in,
               ram10 out,
               x1r 10,
                               // To FFT datapath (i).
40
               x1i_10,
                               // To FFT datapath (Q).
               z2r_10,
z2i_10,
                               // From FFT datapath (I)
                               // From FFT datapath (Q)
               fft ram_rnotw,
                                   // From FFT addr gen.
               fft ram enable,
                                   // From FFT addr gen.
45
               fft ram addr);
                                   // From FFT addr gen.
                Parameter definitions.
50
       parameter
                      wordlength = 12; // Data wordlength.
       parameter
                      r_wordlength = 10; // ROM data wordlength.
       parameter
                      AddressSize = 13; // Size of address bus.
                      FIFO_L = 256; // Tracking FIFO length.
55
       parameter
                      FIFO L bits = 8; // Track FIFO addr bits
       parameter
```

```
FIFO N = 64;
                                         // Acc length S(i-i).
      parameter
                      FIFO_n = 64;
                                        // Acc length S(i-n-j).
      parameter
                       FIFO_A = 32;
                                         // t offset dly FIFO+1.
      parameter
                                           // Track FIFO bits.
                       FIFO A bits = 5;
      parameter
                       lu_AddressSize = 15; // log lu address size.
5
      parameter
                                      // Gu threshold distance
                       delta = 20;
      parameter
                       acquired_symbols = 2; // Acq.symbls before trk
      parameter
                       pos threshold = 3; // For info only.
      parameter
                       t offset threshold = 10; // t_offset valid thresh
      parameter
                      w_advance = 10; // win trig frm boundary sincint_latency = 2; // Latency to sinc intep
10
      parameter
      parameter
                       igdemod latency = 168; // Latency to IQ demod.
       parameter
                       start = 3'b000, // Search for neg peak.
       parameter
                 peak1 = 3'b001, // 1st pos peak found.
15
                                     // 2nd pos peak found.
                  peak2 = 3'b010,
                                     // 3rd pos peak found.
                  peak3 = 3'b011,
                  track1 = 3'b100, // Tracking mode1.
                  track2 = 3'b101; // Tracking mode1.
20
                 Input/Output ports.
                             // Master clock.
                   clk,
25
       input
                           // Power-up reset.
                nrst,
                                // Input data valid.
                  valid in,
                                 // Sync FSM into Acqure.
                  in resync,
                  fft_ram_rnotw,
                  fft ram enable;
30
       input [AddressSize-1:0] fft_ram_addr;
        input [wordlength-3:0] in_xr,
                                           // FFT input data, l.
                            // FFT input data, Q.
 35
                 in xi.
                               // Track RAM output.
                  xri_tmp5;
        input [wordlength*2-1:0] ram10_out;
                                                 // From 1K x 24 bit RAM.
        input [wordlength-1:0] z2r_10, z2i_10;
                                                  // From FFT datapath.
 40
                                                  // To 1K x 24 bit RAM.
        output [wordlength*2-1:0] ram10_in;
                                                // Track RAM input.
        output [wordlength-3:0] xri_tmp1;
 45
                                           // Temp testpin output.
                         out test;
        output [14:0]
                                   // I/Q demod guard info.
                      out iggi.
        output
                                 // Sinc int. guard info.
                 out sincgi,
                                   // Symbol acquired flag.
                 out_acquired,
 50
                                    // FFT processor st/stp
                 out_fft_window,
                 enable 3_4,
                   valid out,
                   track_ram_rnotw,
                   track_ram_enable,
  55
                   ram enable,
```

```
ram rnotw;
       output [FIFO_L_bits-1:0] track_ram_address; // Tracking ram address
 5
       output [1:0]
                        out_rx_guard;
                                           // Acquired gu length.
       output [AddressSize-1:0] ram addr:
       output [wordlength-1:0] x1r_10, x1i_10; // To FFT datapath.
10
                Wire/register declarations.
                                  // Symbol acquired flag.
15
                  out_acquired,
       reg
                out_acquire_,
out_fft_window, // FF I window con-
tracking. // Tracking mode data.
                                    // FFT window signal.
                  acc add sub.
                                     // Acc add/sub flag.
                  fifo a add sub.
20
                                     // FIFO_A add/sub flag.
                                 // F ratio is valid
                f_ratio_valid,
                               // Track FIFO read flag.
                  read,
                              // Track FIFO write flag
                  write.
                  track mode,
                                    // Track/Acq status flag
                  dpctl_reset,
25
                                   // Datapath control rst.
                                // Timing counter reset.
                  t_reset,
                  g a reset,
                                // Guard active cnt rst.
                                  // Guard signal is valid
                  guard valid,
                t retime acq.
                                   // Retime timing counter
30
                                   // Retiming for tracking
                  t retime trk,
                  t_offset_valid,
                                   // Peak offset valid.
                  t_offset_avg_valid, // Average offset valid.
pulse, // Pulse on states 4 & 5
                  enable fft,
                                  // FFT enabled flag.
35
                  out sincgi,
                                  // Guard int to sincint.
                  out_iqgi,
                                 // Guard int to iq demod
                  ram_enable,
                  ram rnotw;
40
       reg [14:0]
                      guard active:
                                         // Guard+active length.
       reg [3:0]
                      retry,
                                 // No failed retry's.
                                 // No of acquired symbls
                acq symbols:
       reg [wordlength-2:0] xri_tmp7; // Delayed difference.
                                           // (10 bits)
       reg [wordlength-3:0] xr reg,
45
                xi reg,
                  xri tmp1,
                                 // Sum of |I| + |Q|.
                                 // Delayed |difference|.
                  xri_tmp3,
                  xri tmp6:
                                 // FIFO 2K/L output.
50
       reg [FIFO L bits-1:0] read address.
                                                  // Track FIFO read addr.
                write address, // Track FIFO write adr.
                track ram address; // Tracking ram address;
       reg [lu AddressSize-1:0] acc;
                                             // Holds input variance.
```

// 111.

55

reg [wordlength-4:0] xr_tmp1,

// |Q|.

xi tmp1:

```
// Clock decode counter.
      reg [2:0]
                                      // Determined quard.
                    out rx guard;
      reg [1:0]
      reg [r wordlength:0] f_ratio;
                                        // Statistical F ratio.
                                      // Counts no of FFT vlds
                    fft valid count;
      reg [10:0]
      reg [AddressSize-1:0] window_ram_addr, // ram_address counter.
5
               ram_addr;
                                   // Window timing count.
      reg [14:0]
                     t count,
                             // Peak offset from t ct
               t_offset;
                     g_a_count;
                                     // Guard_active counter.
      reg [14:0]
                                    // Datapath timing count
                     dp_count;
           [14:0]
10
      reg
                                      // Averaged offset.
                     t offset avg;
       reg [14:0]
                                // Acq/Track FSM state.
                    state,
       reg [2:0]
                              // Old tracking state.
               old state;
                                      // Thresholded guard len
                    guard length;
       reg [9:0]
15
                                               // Count till fifo_ a ful
       req [FIFO A_bits:0] fifo_a_count;
                        // 1 bit more -> retime
                                               // Maximum positive peak
       req [r wordlength-1:0] max_peak;
20
                                                // Temporary stores for
       reg [wordlength-1:0] msb_out_tmp,
                                // even symbols to RAM.
                lsb in tmp;
                                                 // From FFT RAM addr gen
       wire [AddressSize-1:0] fft_ram_addr;
                             // Master clock.
                   clk,
25
       wire
                           // Power-up reset.
                                    // Clock enable 0 in 4.
                  enable 0 4.
                                  // Clock enable 1 in 4.
                enable 1 4,
                  enable 2_4,
                                    // Clock enable 2 in 4.
                  enable_3^-4,
                                    // Clock enable 3 in 4.
30
                                    // Clock enable 0 in 8.
                  enable 0_8,
                                 .// Clock enable 1 in 8.
                enable 1_8,
                  enable 2 8,
                                    // Clock enable 2 in 8.
                                    // Clock enable 3 in 8.
                  enable_3_8,
                                    // Clock enable 4 in 8.
                  enable 4 8,
 35
                 enable_5_8,
                                  // Clock enable 5 in 8.
                                    // Clock enable 6 in 8.
                   enable 6 8,
                                    // Clock enable 7 in 8.
                   enable 7 8,
                                      // Acq FIFO enable.
                   ram enable_8,
                                         // Tracking RAM enable
                   track_ram_enable,
 40
                   track_ram_rnotw,
                                       // Tracking RAM rnotw.
                                     // valid on even symbols
                   even_symbol,
                                  // Resync to acqn mode.
                   in resync,
                                   // +ve peak, ref only!
                   pos peak,
                                   // Datapath acq/trk ctl.
                   dp control,
 45
                                   // Trk averager dp ctl.
                   t offset ctl,
                   fft ram_rnotw,
                   fft ram enable;
        wire [lu_AddressSize-1:0] lu_address;
        wire [r wordlength-1:0] lu_data,
 50
                 xri tmp9;
         wire [wordlength-3:0] xri_tmp2,
                 xri tmp4,
                 xri tmp5,
                 in_q,
  55
                   out_q;
```

```
wire [wordlength-1:0] ram in:
        reg [wordlength-1:0] Isb out.
                    msb out;
  5
        reg [wordlength-1:0] ram out.
                  msb in,
                    Isb in;
 10
        wire [wordlength*2-1:0] ram10 out:
        reg [wordlength*2-1:0] ram10_in;
        reg [wordlength-1:0] x1r_10, x1i_10;
        wire [wordlength-1:0] z2r 10, z2i 10;
15
        wire [14:0]
                         out test;
        wire [14:0]
                         t offset diff.
                                          // Actual +/- difference
                    t_offset_thresh,
                                        // Valid offset (maybe)
                                     // Delayed of above.
                   t_offset_dly,
20
                   t offset scalled,
                                        // Scalled to t offset.
                   read pos.
                                    // read trig, +ve offset
                   read neg.
                                    // read trig, -ve offset
                   write_pos,
                                    // write trg, +ve offset
                   write neg;
                                    // write trg, -ve offset
25
        assign out test = t_offset_diff;
             Fast 40 MHz clock decoder and valid_in control.
30
        always @(posedge clk)
        if (!nrst)
                           // Synchronous power-up reset.
         r <= 0:
        else if (valid_in)
                                  // Count if input data valid.
35
         r <= r + 1'b1
       assign enable_0_4 = valid_in & (~r[1] & ~r[0]); // Gate valid_in with
       assign enable 1 4 = valid in & (~r[1] & r[0]); // decoded enable signals
       assign enable_2_4 = valid_in & ( r[1] & ~r[0]); // to control all reg's.
       assign enable_3_4 = valid_in & ( r[1] & r[0]); // Enables every 4 clk's
40
       assign enable_1_8 = valid_in & (~r[2] & ~r[1] & r[0]);
       assign enable_2_8 = valid_in & (~r[2] & r[1] & ~r[0]);
       assign enable 3_8 = valid_in & (\sim r[2] & r[1] & r[0]);
       assign enable 4 8 = valid_in & ( r[2] & \sim r[1] & \sim r[0]); // Enables every 8 assign enable 5 8 = valid_in & ( r[2] & \sim r[1] & r[0]); // clk's
45
       assign enable_6_8 = valid_in & ( r[2] & r[1] & ~r[0]);
       assign enable_7_8 = valid_in & ( r[2] & r[1] & r[0]);
50
       ...
// The entire data path incorporating the FIFO's, ROM and comparators.
       // Register the data inputs to the windowing module.
55
       always @(posedge clk)
       if (in resync | !nrst)
```

```
begin
         xr_reg <= in_xr;
         xi_reg <= in_xi;
       else if (enable_3_4)
5
       begin
         xr_reg <= in_xr;
         xi_reg <= in_xi;
10
      // Take the modulus of in_xr and in_xi and add together (|in_xr| + |in_xi|).
      always @(xr_reg or xi_reg)
        if (xr_reg[wordlength-3]) // Checking MSB for negative number.
          xr tmp1 = -xr_reg;
15
          xr tmp1 = xr_reg;
                                   // Checking MSB for negative number.
        if (xi_reg[wordlength-3])
          xi tmp1 = -xi_reg;
20
        else
          xi_tmp1 = xi_reg;
        xri tmp1 = xr_tmp1 + xi_tmp1;
        end -
25
       assign even_symbol = r[2];
       always @(even_symbol or msb_out_tmp or ram_in or lsb_out) // Mux MSB/LSB to
                                     // allow 1K RAM
        if (even_symbol)
30
                              // to act as a 2K
         begin
                                         // FIFO, possible
           ram_out = lsb_out;
                                          // since data
           lsb_in_tmp = ram in;
                             // bitwidth is 2b
         end
                             // bits wide in
        else
 35
                              // the 1K RAM and
         begin
                                              // only b bits are
           ram_out = msb_out_tmp;
                                        // required in the
           msb_in = ram_in;
                             // data path.
         end
 40
                                           // Delay even
        always @(posedge clk)
                              // symbols by one
         begin
                                     // symbol so that
         if (enable 5 8)
                                           // two symbols are
           Isb_in <= Isb_in_tmp;
                                     // written & read
         if (enable 7 8)
 45
                                               // to the ram.
            msb_out_tmp <= msb_out;
                                              // Map RAM I/O
        assign xri_tmp2 = ram_out;
                                             // to dp wires.
        assign ram_in = xri_tmp1;
 50
         always @(ram10_out or msb_in or lsb_in or z2r_10 or z2i_10
               or ram_enable_8 or enable_3_8
                  or fft_ram_enable or fft_ram_rnotw
                  or window_ram_addr or fft_ram_addr
  55
                                      // FFTWINDOW FIFO
                  or tracking)
```

```
begin
                              // RAM Mux code.
         if (!tracking)
                                 // In window acq
           begin
                               // mode.
            msb_out = ram10_out[2*wordlength-1:wordlength];
  5
           lsb_out = ram10_out[wordlength-1:0];
                                                    // Connect window
           ram10_in[2*wordlength-1:wordlength] = msb_in; // datapath & RAM
            ram10_in[wordlength-1:0] = Isb_in;
                                                   // control signals
            ram enable = ram enable 8;
            ram rnotw = enable 3 8;
           ram addr = window ram addr;
 10
           end
         else
                             // In tracking
           begin
                               // mode, therefore
           x1r_10 = ram10_out[2*wordlength-1:wordlength]; // FFT functional.
15
           x1i_10 = ram10_out[wordlength-1:0];
           ram10_in[2*wordlength-1:wordlength] = z2r_10; // Connect FFT
           ram10_in[wordlength-1:0] = z2i_10;
                                                    // datapath & RAM
           ram_enable = fft_ram_enable;
                                                // control signals
           ram_rnotw = fft_ram_rnotw;
20
           ram_addr = fft_ram_addr;
           end
        end
       assign track_ram_rnotw = enable_3_4 & read;
       assign track_ram_enable = (enable_3_4 & read) || (enable_1_4 & write);
25
       // Select which FIFO we read data from depending on tracking or acquire mode.
       always @(xri_tmp5 or xri_tmp2 or tracking)
       if(tracking)
30
        xri tmp6 = xri_tmp5;
                                       // Tracking mode
                            // data.
        xri_tmp6 = xri_tmp2;
                                        // Acquisition
                         // mode data.
       // Perform computation of s(i-j)
35
       always @(xri_tmp1 or xri_tmp6)
       xri_tmp7 = xri_tmp1 - xri_tmp6;
       // Take the modulus of xri_tmp7;
       always @(xri_tmp7)
40
       if (xri_tmp7[wordlength-2])
                                           // Check MSB for
        xri_tmp3 = -xri_tmp7;
                                       // neg number.
       else
        xri_tmp3 = xri_tmp7;
       // Setup FIFO to perform moving summation of s(i-j) values.
45
       fft_sr_addr #(wordlength-2, FIFO_N) sr_N (clk, dp_control, // Length=FIFO_N.
                    xri_tmp3, // Input.
                    xri_tmp4); // Output.
      // Compute the moving summation i.e S(i-j) = s(i-1,j-1) + s(i-2,j-2) + ...
50
      // We must NOT truncate or round acc as the error will grow across a symbol.
       always @(posedge clk)
       if (in_resync || !nrst || dpctl_reset) // Clear accumulator at
       acc <= 0;
                            // power-up or Resync or trk.
55
       else if (dp_control & acc_add)
                                          // Wait until acc data valid.
       // Subtract as well as add when 2K/8K FIFO is full.
```

```
acc <= acc + xri_tmp3 - ((acc_add_sub) ? xri_tmp4 : 0);
                                      // Ensure lu_address is large enough to
       assign lu_address = acc;
                    // accomodate acc number range.
5
       fft window_lu #(r_wordlength, lu_AddressSize) // Case table instance
       log_lu (clk, dp_control, lu_address, lu_data); // for a log lookup.
       // Setup 5 bit FIFO to determine the delayed variance.
       fft_sr_addr #(r_wordlength, FIFO_n) sr_n (clk, dp_control, // Length=FIFO_n.
10
                      lu data, // Input.
                      xri_tmp9); // Output.
       // Determine difference of logs and hence the f_ratio when it is valid.
       always @(lu_data or xri_tmp9 or f_ratio_valid)
15
        f_ratio = (f_ratio_valid)? lu_data - xri_tmp9 : 1'b0;
              Positive threshold (for information only)
20
        assign pos_peak =((f_ratio >= pos_threshold &&
              f ratio < (1 << \overline{r} \text{ wordlength}))? 1'b1: 1'b0);
25
                FFT window datapath control registers.
        always @(posedge clk)
         if (in_resync | !nrst | | dpctl_reset) // Synchronous reset.
 30
          begin
                                        // Initalise datapath // control registers.
            f_ratio_valid <= 1'b0;
            acc_add <= 1'b0;
            acc add sub <= 1'b0;
 35
                                                   // Acquisition mode
         else if (enable_3_4 && ~read)
                                // Use 2K/8K FIFO.
          begin
             if (dp_count == 2047 + FIFO_N + FIFO_n + 1 + 1) // f_ratio only valid
            f_ratio_valid <= 1'b1;  // after sum of FIFO
if (dp_count == 2047)  // +acc+ROM laten
acc_add <= 1'b1;  // Add if acc full.
                                             // +acc+ROM latencys
 40
             acc_add <= 101,
if (dp_count == 2047+FIFO_N)  // Ac
if (dp_count == 1b1:  // N is full.
                                                     // Add/sub when FIFO
              acc add sub <= 1'b1;
          else if (enable_3_4 && read)
                                                  // Tracking mode
  45
                           // Use FIFO_L.
           begin
             if (dp_count == FIFO_L + FIFO_N + FIFO_n + 1 + 1) // f_ratio only valid
              f_ratio_valid <= 1'b1;  // after sum of FIFO if (dp_count == FIFO_L)  // +acc+ROM late acc add <= 1'b1;  // Add if acc full.
                                              // +acc+ROM latencys
             if (dp_count == FIFO_L)
              acc add <= 1'b1;
  50
             if (dp_count == FIFO_L + FIFO_N)
                                                         // Add/sub when FIFO
              acc_add_sub <= 1'b1;
                                                7/ N is full.
           end
          always @(posedge clk)
  55
                                            // Synchronous reset.
           if (in resync | Inrst)
```

```
fifo a add sub <= 0;
       else if (enable_3_4 && fifo_a_count == FIFO_A) // fifo_a is full
        fifo a add sub <= 1;
                                     // so add and sub.
 5
       always @(posedge clk)
       if (in resync | !nrst)
                                     // Synchronous reset.
        t_offset_avg_valid <= 1'b0;
                                           // Average value is
       else if (enable_3_4 && fifo_a_count == FIFO_A + 1) // valid one cycle
        t_offset_avg_valid <= 1'b1; // after add_sub sig.
10
       assign dp_control = enable 3 4 &&
                                                   // Datapath enable
             (~track_mode || track_mode && read); // in acq/track mode.
       assign t offset_ctl = enable_3_4 && t_offset_valid // clock averager
              && pulse && !read && tracking; // dp control signal.
15
       // FFT window timing and sync acquisition/tracking timing counters.
20
       always @(posedge clk)
       if (in_resync || !nrst || t_reset)  // Synchronous po
                                          // Synchronous power-up reset.
       t_count <= 0;  // Reset main timing counter.
else if (enable_3_4 && t_retime_acq)  // Retime to count from last
        t count <= t_count - guard_active; " // peak to current time.
25
       else if (enable_3_4 && ~track_mode) // Count if not in track mode
        t count <= t count + 1'b1;
       else if (enable_3_4 && t_retime_trk) // Otherwise must be in track t_count <= t_count - guard_active // so advance timing for acq
             + (2*FIFO_N + FIFO_n + 2); // FIFO_L read trig point then
30
        else if (enable 3 4)
        begin
                          // wrap round t count at
          if (t_count == 2047+guard_length) // end of guard+active length.
                                // Needed as a reference to
           t count <= 0:
35
                           // track peak movement in
           t count <= t count + 1'b1;
                                         // capture window.
        end
       always @(posedge clk)
40
       if (in_resync || !nrst || g_a_reset) // Synchronous power-up reset.
        g_a_count <= 0; // Reset guard active counter.
       else if (enable_3_4 && f_ratio_valid) // g_a count when f_ratio vald
        g a count <= g a count + 1'b1;
                                           // Guard active timing counter
45
       always @(posedge clk)
                                      // Datapath timing counter.
       if (in_resync || !nrst || dpctl_reset) // Synchronous reset.
        dp count <= 0;
                              // Reset datapath control.
        else if (enable_3_4 && ~track_mode) // Always count in acquire
        dp_count <= dp_count + 1'b1;</pre>
                                          // mode on clk 0.
       else if (enable_3_4 && track_mode && read) // Count when reading data in
50
        dp count <= dp count + 1'b1;
                                           // tracking mode.
       always @(posedge cik)
       if (in resync | !nrst)
                                   // Synchronous reset.
55
        fifo a count <= 0;
       else if (enable_3_4 && t_offset_ctl) // Only clock averager if Trk
```

```
fifo a count <= fifo_a_count + 1'b1; // and t offset is valid.
                                      // Create pulse on entering
      always @(posedge clk)
                               // track 4 or track 5 to clk
       if (enable_3_4)
                         // t_offset_ctl once per state
5
        begin
          if ((state == track1 &&
                                     // transition. We need to
                                     // clock the averager only
            old state != track1) ||
                                    // once on entering state 4 or
           (state == track2 &&
                                   // state 5 hence t_offset_ctl
            old state != track2))
                                // is gated with pulse.
           pulse <= 1'b1;
10
          else
           pulse <= 1'b0:
          old_state <= state;
        end
15
       always @(posedge clk)
       if (in resync | !nrst)
                               // Read from 2K/8K FIFO first.
        tracking <= 1'b0;
        else if (enable_3_4 && track_mode
                                         // Check if FIFO L full in trk
           && dp_count == FIFO_L+1)
20
                                 // then read tracking FIFO_L.
        tracking <= 1'b1;
            FFT window timing and sync acquisition/tracking FSM
25
                                       // Acquisition mode FSM.
        always @(posedge clk)
                                   // Synchronous power-up reset.
        if (in_resync | !nrst)
         begin
                                 // FSM starts in resync.
           state <= start;
 30
           track_mode <= 1'b0;
                                       // Start in acquisition mode.
                                   // Reset main timing counter.
           t reset <= 1'b0;
                                    // dp ctl out of reset.
          dpctl reset <= 1'b0;
                                      // Reset guard_active counter.
           g_a_reset <= 1'b0;
                                     // Reset max peak value.
           max_peak <= 1'b0;
 35
                               // Reset no of retry's.
           retry <= 0;
                                   // Reset acquired no symbols.
           acq_symbols <= 0;
                                      // Guard data is valid.
           guard_valid <= 1'b0;
                                       // Do not retime at resync.
            t retime acq <= 1'b0;
                                       // Do not retime at resync.
           t retime trk <= 1'b0;
 40
         end
         else if (enable_3_4)
          case (state)
        /*S0*/ start: begin
                                      // g_a_reset out of rst
              g_a_reset <= 1'b0;
 45
                                       // t_count out of reset.
                 t reset <= 1'b0;
                 guard_valid <= 1'b0;
                                          // Guard invalid.
                 I/ MUST ACT ON RETRYS TOO!!
                 state <= peak1;
                                       // Enter peak1 state.
                end
  50
        /*S1*/ peak1: begin
                                    // t count out of reset.
              t reset <= 1'b0;
              if (g_a_count < 2048+512) // Search for pos peak1
                  begin
  55
               if (f ratio > max peak &&
```

```
f ratio < (1 << r wordlength)) // Is new peak larger?
                begin
                max_peak <= f ratio;
                                      // If so assign max peak
                t reset <= 1:
                                // Reset timing counter.
                  end
5
               end
                             // First block complete.
               else
               begin
                t_reset <= 1'b0;
                                     // t count out of reset.
                g_a_reset <= 1'b1:
                                        // Reset g a count.
10
                max_peak <= 1'b0;
                                        // Reset max peak value.
                state <= peak2;
                                     // Next block search.
               end
              end
15
      /*S2*/
              peak2: begin
            g_a_reset <= 1'b0;
                                     // Next block start cnt
               if (g_a_count < 2048+512)
                                             // Search for pos peak2
               begin
             if (f ratio > max_peak &&
20
                 f ratio < (1 << r wordlength)) // Is new peak larger?
                 max peak <= f ratio; // If so assign max peak
                  guard active <= t count; // Assign guard active.</pre>
                   end
25
                             // Second block complete
                end
               else if(// First, one peak per block situation (large guards)
                  (guard active < (2560+delta)&& // Test for 2048+512
               guard_active > (2560-delta))|| // pt guard length.
30
                 (guard active < (2304+delta)&& // Test for 2048+256
                 quard active > (2304-delta))| // pt guard length.
                 (quard active < (2176+delta)&& // Test for 2048+128
                  ouard active > (2176-delta)) | // pt guard length.
35
                 (quard active < (2112+delta)&& // Test for 2048+64
                  guard active > (2112-delta)) | // pt guard length.
                 // Now two peaks per block situation (small guards)
40
                 (quard active < (5120+delta)&& // Test 4096+512+512
                guard_active > (5120-delta))|| // pt guard length.
                 (quard active < (4608+delta)&& // Test 4096+256+256
                 quard active > (4608-delta))| // pt guard length.
45
                 (quard active < (4352+delta)&& // Test 4096+128+128
                  quard_active > (4352-delta))|| // pt guard length.
                 (guard active < (4224+delta)&& // Test 4096+64+64.
 50
                  guard active > (4224-delta))) // pt guard length.
                 beain
                                     // Next peak search.
                 state <= peak3;
                    q a reset <= 1'b1;</pre>
                                          // Reset g a count.
                 max peak <= 1'b0;
                                        // Reset maximum peak.
 55
                 quard valid <= 1'b1;
```

```
t_retime_acq <= 1'b1;
                end
                             // Acquisition failed so
              else
                             // jump to start and
               begin
                                  // increment the retry
               state <= start;
5
               retry <= retry + 1'b1;
                                       // counter.
               t reset <= 1'b1;
                                    // Reset t_count.
               g_a_reset <= 1'b1;
                                     // Reset g_a_count.
               max peak <= 1'b0;
                                       // Reset maximum peak.
               end
10
              end
             peak3: begin
      /*S3*/
           t_retime_acq <= 1'b0;
              g_a_reset <= 1'b0;
                                     // Next block start cnt
15
              if (g_a_count < 2048+512) // Search for pos peak2
               begin
             if (f_ratio > max_peak &&
                f_ratio < (1 << r_wordlength)) // Is new peak larger?
20
                 max_peak <= f_ratio; // If so assign max_peak
                 guard active <= t_count; // Assign guard_active.</pre>
                  end
                             // third block complete
               else if(// First, one peak per block situation (large guards)
25
                 (guard_active < (2048+guard_length // Peak test 2048)
                      +delta)&& // + guard length.
               guard_active > (2048+guard_length
                      -delta))||
30
                // Now two peaks per block situation (small guards)
                (guard_active < (4096+(2*guard_length)// Peak 4096 + 2
                       +delta)&& //*guard length.
                guard_active > (4096+(2*guard_length)
                       -delta)))
35
                begin
                acq_symbols <= acq_symbols+1'b1;// Another sym acqurd
                   g_a_reset <= 1'b1;
                                         // Reset g_a_count.
                 max peak <= 1'b0;
                                       // Reset maximum peak.
                t_retime_trk <= 1'b1;
                                       // Retime t_count to trk
 40
                 track mode <= 1'b1;
                                        // Enter track mode.
               dpctl reset <= 1'b1; // Reset datapath count
                                       // Enter track1 state.
                   state <= track1;
                 end
                              // Acquisition failed so
                else
 45
                            // jump to start and
                begin
                                  // increment the retry
                 state <= start;
                 retry <= retry + 1'b1;
                                        // counter.
                 t reset <= 1'b1;
                                     // Reset t_count.
                 g_a_reset <= 1'b1;
                                      // Reset g_a_count.
 50
                 max_peak <= 1'b0;
                                        // Reset maximum peak.
                end
            end
       /*S4*/ track1: begin
 55
                                         // t_count out retime.
                t_retime_trk <= 1'b0;
```

```
dpctl reset <= 1'b0; // dp ctl out of reset.
              if (read && f_ratio_valid) // Peak detect on rd&vld
               begin
             if (f ratio > max_peak &&
                f ratio < (1 << r wordlength)) // Is new peak larger?
5
                begin
                max_peak <= f_ratio; // If so assign max_peak
                t offset <= t_count; // Store peak offset.
                if (read address == FIFO_L-1) // If at end of FIFO_L
10
                       // move to next state.
                state <= track2; // (read_Addr <> FIFO_L)
                max_peak <= 1'b0; // Reset max peak value.
               end
               end
15
               else
               state <= track1; // else wait in track1.
              end
      /*S5*/ track2: begin
20
               if (read && f_ratio_valid) // Peak detect on rd&vld
               begin
             if (f_ratio > max_peak &&
                 f ratio < (1 << r wordlength)) // Is new peak larger?
25
                max_peak <= f_ratio; // If so assign max_peak
                t offset <= t_count; // Store peak offset
                   end
                if (read_address == FIFO_L-1) // At end of FIFO_L
                begin // move to next state.
30
                 state <= track1; // (read_Addr <> FIFO_L)
                max peak <= 1'b0; // Reset max peak value.
                end
                end
               else
 35
                state <= track2; // Wait in this state.
               end
           default: state <= 3'bXXX;
         endcase
 40
                FFT window output decode logic.
 45
        always @(posedge clk)
        if (in_resync | !nrst)
                                    // Synchronous reset.
         out iggi <= 0;
         else if (enable_3_4 && tracking &&
            t count == 15'd0 - iqdemod_latency) // iqgi guard start.
 50
         out_iqgi <= 1'b1;
         else if (enable_3_4 && tracking &&
                t count == iqdemod_latency) // iqgi guard stop.
         out_iqgi <= 1'b0;
 55
        always @(posedge clk)
```

```
// Synchronous reset.
      if (in_resync | !nrst)
       out sincgi <= 0;
      else if (enable_3_4 && tracking &&
         t_count == 15'd0 - sincint_latency) // sincgi guard start.
       out sincgi <= 1'b1;
5
       else if (enable_3_4 && tracking && // TO COMPLETE LATENCY STUFF
              t count == sincint latency) // sincgi guard stop.
       out sincgi <= 1'b0;
                                      // Count over active
      always @(posedge clk)
10
                                   // interval to generate
       if (in resync | !nrst)
       enable_fft <= 1'b0;
                                   // FFT valid pulse.
       else if (enable 3_4 && tracking &&
        t count == guard_length + FIFO_L/2 - w_advance) // FFT start point is
                                   // in middle of write
        enable fft <= 1'b1;
15
                                            // into FIFO_L + advced.
       else if (enable_3_4 && tracking &&
               fft valid count == 2047) // FFT stop after 2048
        enable_fft <= 1'b0;
                                   // samples.
       always @(posedge clk)
20
                                   // Synchronous reset.
       if (in_resync | !nrst)
        fft valid count <= 0;
       else if (enable 3_4 && tracking && ~enable_fft) // Valid count = 0.
        fft valid count <= 0;
                                    // until fft is enabled.
       else if (enable_3_4 && tracking && enable_fft)
25
        fft valid count <= fft_valid_count + 1'b1; // Count when enabled.
       assign valid_out = enable_fft & valid_in; //MUST SYNCHROS VId every 3 clks?
30
              Synchronous RAM address generators.
                                    // Acqsition FIFO address gen.
       always @(posedge clk)
                                 // Synchronous reset.
        if (!nrst | in_resync)
 35
        window_ram_addr <= 0; // Address gen for acq mode.
        else if (enable 2 8)
        window ram addr <= window_ram_addr + 1'b1;
        assign ram enable 8 = enable_2_8 || enable_3_8 ||
 40
              enable 4 8 | enable_5_8;
                                  // Tracking FIFO address gen.
        always @(posedge clk)
        begin
         if (!nrst || in_resync)
 45
           begin
                                     // Reset track FIFO read addr.
            read address <= 0;
            write_address <= 0:
                                // Reset track FIFO write addr
                                // Track FIFO, write disabled.
            write <= 1'b0;
                                // Track FIFO, read disabled.
            read <= 1'b0:
 50
           end
         else if (enable_3_4)
           begin
            if (track_mode && t_count == 0) // Track FIFO read
                                    // trigger point.
            read <= 1'b1;
 55
```

PCT/US97/18911

```
// Read if `read'
          if (read)
                             // flag is set.
          begin
           if (read_address == FIFO_L-1)
                                              // Stop read at
                              //end of FIFO.
             begin
              read_address <= 0;
 5
              read <= 1'b0:
                                   // Clr read flag.
             end
            else
            read address <= read address + 1'b1; // Inc r address.
           end
10
         if (track mode && t_count == guard_length+1) // Write if the
           write <= 1'b1;
                                  // read is guard
                        // depth into FIFO
         if (write)
15
           begin
            if (write_address == FIFO_L-1)
                                             // Stop write at
                             // end of FIFO.
              write address <= 0;
              write <= 1'b0:
20
              end
            else
              write address <= write address + 1'b1; // Inc w address.
          end
          end
25
        end
        always @(enable_1_4 or enable_3_4 or read or write or // Assign read and
          read address or write_address) // write addresses
                                        // onto common
        if (enable_3_4 && read)
30
        track ram address = read_address;
                                                // address bus
                                     // for tracking
        else if (enable_1_4 && write)
        track ram address = write_address;
                                               // tsyncram RAM.
35
       // Thresholding function to determine precise guard interval.
       always @(posedge clk)
        if (enable 3_4 && guard_valid)
 40
         beain
           // First, one peak per block situation (large guards)
           if (guard active < (2560+delta)&& // Test for 2048+512
            guard_active > (2560-delta))
                                         // pt guard length.
 45
            begin
            out rx guard <= 2'b11;
            guard_length <= 512;
            end
           if (guard_active < (2304+delta)&& // Test for 2048+256
 50
            guard_active > (2304-delta)) // pt guard length.
            begin
            out_rx_guard <= 2'b10;
            guard_length <= 256;
 55
            end
```

```
// Test for 2048+128
         if (guard_active < (2176+delta)&&
          guard_active > (2176-delta))
                                            // pt guard length.
           out rx guard <= 2'b01;
           guard_length <= 128;
5
          end
          if (guard_active < (2112+delta)&&
                                               // Test for 2048+64
           guard_active > (2112-delta))
                                            // pt guard length.
           beain
10
           out_rx_guard <= 2'b00;
           guard_length <= 64;
           end
          // Now two peaks per block situation (small guards)
15
                                               // Test for 4096+512+512
          if (quard_active < (5120+delta)&&
                                          // 512 pt guard length.
           guard_active > (5120-delta))
            out_rx_guard <= 2'b11;
            guard_length <= 512;
20
           end
                                                // Test for 4096+256+256
           if (guard_active < (4608+delta)&&
                                            // 256 pt guard length.
            guard_active > (4608-delta))
25
            out_rx_guard <= 2'b10;
            guard_length <= 256:
            end
                                                 // Test for 4096+128+128
           if (guard_active < (4352+delta)&&
 30
                                             // 128 pt guard length.
            guard_active > (4352-delta))
            begin
            out_rx_guard <= 2'b01;
            guard length <= 128;
            end
 35
                                                 // Test for 4096+64+64
            if (guard active < (4224+delta)&&
                                            // 64 pt guard length.
             guard_active > (4224-delta))
            begin
             out_rx_guard <= 2'b00;
 40
             guard_length <= 64;
            end
          end
  45
               Averager for t_offset in tracking mode.
         assign t_offset_diff = t_offset - (2*FIFO_N + FIFO_n); //dly 2 for latency?
  50
         always @(posedge clk)
         if (in_resync | !nrst) //NEED TO ENABLE THIS!!!!!!
          t offset valid <= 0:
          else if ((t_offset_diff < (1 << 14 + 1) - t_offset_threshold && // Neg
             t_offset_diff > (1 << 14 - 1)) ||
  55
              (t offset_diff > t offset_threshold &&
                                                         // Pos
```

```
t offset diff < (1 << 14)) //CORRECT TO DETECT vld = 1 not 0
       t_offset_valid <= 0;
       t_offset_valid <= 1;
5
      assign t_offset_thresh = (t_offset_valid) ? t_offset_diff : 0;
      // Setup FIFO to perform moving summation of t_offset values.
      fft sr_addr #(15, FIFO_A) sr_A (clk, t_offset_ctl,
10
                    t offset_thresh, // Input.
                    t offset dly);
                                    // Output.
       // Compute the moving summation i.e t_offset(i-1) + t_offset(i-2) + ...
       // We must NOT truncate or round acc as the error will grow across a symbol.
15
       always @(posedge clk)
                                   // Clear accumulator at
       if (in_resync || !nrst)
        t_offset_avg <= 0;
                                   // power-up or Resync.
                                  // Wait until t_offset valid.
       else if (t offset_ctl)
        // Subtract as well as add when averager is full.
20
        t offset avg <= t_offset_avg + t_offset_thresh
                 - ((fifo a add sub) ? t_offset_dly: 0);
       assign t_offset_scalled =
         {{(FIFO_A_bits){t_offset_avg[14]}},t_offset_avg[14:FIFO_A_bits]};
25
       // Code to determine conditions for advancing/retarding tracking window.
30
                                                 // +ve (late) so
       assign read_pos = t_offset_scalled;
                          // delay read
        assign read_neg = 2047 + guard_length + 1 - // -ve (early) so
             (~t_offset_scalled + 1);
                                         // advance read
 35
        assign write_pos = guard_length + 1 +
                                                     // +ve (late) so
              t offset_scalled;
                                     // delay write
        // PROBLEMS WHEN offset > guard length + 1
 40
        // (should not happen as we range check peaks in acq mode)
        assign write_neg = guard_length + 1 - // -ve (early) so
              (~t offset_scalled + 1);
                                         // advance write
 45
       endmodule
                                              Listing 15
        // SccsId: %W% %G%
 50
            Copyright (c) 1997 Pioneer Digital Design Centre Limited
        Author: Dawood Alam.
        Description: Verilog code for a structural netlist coupling the Fast Fourier
 55
            Transform (FFT) processor to the window acquisition hardware.
```

```
Notes:
5
      'timescale 1ns / 100ps
                           (i_data,
      module fft_top
                 q_data,
                   clk,
10
                   nrst,
                   in_resync,
                   in_2k8k,
valid_in,
ram4_in,
15
                 ram5 in,
                 ram6_in,
                 ram7_in, ram8_in,
                 ram9_in,
20
                     ram10_in,
                  i out,
                    q_out,
                    out_ovf,
                  enable_0,
enable_1,
25
                    enable 2,
                    enable_3,
                  valid_out,
                    ram4_out,
 30
                  ram5_out,
                    ram6_out,
                  ram7_out,
                    ram8_out,
                    ram9_out,
 35
                    ram10_out,
                     ram_addr,
                     ram_enable,
                     ram rnotw,
                     rom3_addr,
 40
                     rom4_addr,
rom3_data,
rom4_data,
                     track_addr,
                     track_data_in,
  45
                   track data_out,
                     track_rnw,
                   track_ram_enable,
                     out rx guard,
                      out_iqgi,
  50
                   out_sincgi,
                      out_test);
                    Parameter definitions.
  55
```

```
wordlenath = 12:
                                            // Data wordlength.
       parameter
                        c wordlength = 10; // Coeff wordlength.
       parameter
                        AddressSize = 13; // Size of address bus.
       parameter
                        rom AddressSize = 13; // ROM address bus size.
       parameter
                        mult scale = 3;
                                           // Multiplier scalling:
       parameter
5
                         //1 = /4096, 2 = /2048,
                         // 3 = /1024, 4 = /512.
                        r_wordlength = 10; // ROM data wordlength.
FIFO_L = 256; // Tracking FIFO length.
       parameter
       parameter
                                             // Track FIFO addr bits
                        FIFO L bits = 8;
10
       parameter
                        FIFO N = 64;
                                           // Acc length S(i-j).
       parameter
                        FIFO_n = 64;
                                           // Acc length S(i-n-j).
       parameter
                        FIFO^A = 32;
                                           // t offset delay FIFO.
       parameter
                        FIFO_A_bits = 5; // Track FIFO bits.
       parameter
                        lu AddressSize = 15; // log rom address size.
       parameter
15
                                        // Gu threshold distance
                        delta = 20:
       parameter
                        acquired_symbols = 2; // Acq symbls before trk
       parameter
                        pos_threshold = 3; // for info only.
t_offset_threshold = 10; // t_offset valid thresh
       parameter
       parameter
                        w_advance = 10; // win trig frm boundary sincint_latency = 2; // Latency to sinc intep
20
       parameter
       parameter
                        igdemod latency = 168; // Latency to IQ demod.
       parameter
                  Input/Output ports.
25
                               // Master clock.
       input
                    clk.
                             // Power-up reset.
                 nrst,
                   in 2k8k.
                                  // 2K mode active low.
30
                   valid in,
                                  // Input data valid.
                   in resync;
                       i data,
                                     // FFT input data, I.
        input [9:0]
                               // FFT input data, Q.
                 q_data;
35
        input [wordlength-3:0] track data out;
                                                  // Couple the I/Q data
        input [wordlength*2-1:0] ram4_out,
                  ram5_out, // outputs from the
40
                                    // memory to the
                    ram6 out,
                                  // respective butterfly
                  ram7_out,
                    ram8_out,
                                    // processors.
                    ram9 out,
 45
                    ram10 out;
        input [c_wordlength*2-1:0] rom3_data,
                  rom4 data;
       output [rom_AddressSize-6:0] rom3 addr;
 50
         output [rom_AddressSize-4:0] rom4_addr;
                          out_test;
                                         // Temp testpin output.
        output [14:0]
                                             // Acquired gu length.
 55
         output [1:0]
                          out rx_guard;
```

```
output [wordlength-3:0] track_data_in;
                                             // Couple the I/Q data
      output [wordlength*2-1:0] ram4_in,
                            // outputs of each BF
               ram5_in,
                            // processor to their
              ram6 in.
5
                             // respective memory
               ram7_in,
               ram8_in,
                             // inputs.
               ram9_in,
                  ram10_in;
10
                                                  // RAM address bus.
      output [AddressSize-1:0] ram_addr;
                                // Overflow flag.
                   out ovf,
      output
                              // Enable clock 0.
               enable_0,
                              // Enable clock 1.
               enable_1,
15
                              // Enable clock 2.
               enable_2,
                              // Enable clock 3.
               enable 3,
                           // Output data valid.
                 valid out,
                                  // RAM enable.
                 ram_enable,
                 ram rnotw,
20
                 track_rnw,
                track_ram_enable,
                  out iagi,
                out sincgi;
25
       output [FIFO_L_bits-1:0] track_addr;
        output [wordlength-1:0] i_out,
                                           // FFT output data, I.
                q_out; // FFT output data, Q.
 30
               Wire/register declarations.
                                   // FFT/WIN input I.
                      i data,
        wire [9:0]
 35
                 q_data; // FFT/WIN output Q.
                                          // FFT output data; I.
        wire [wordlength-1:0] i_out,
                            // FFT output data, Q.
                 q out;
 40
        wire [wordlength*2-1:0] ram4_in,
                 ram5_in,
                 ram6_in,
                 ram7 in,
                 ram8_in,
  45
                 ram9_in,
                    ram10_in;
         wire [wordlength*2-1:0] ram4_out,
                  ram5_out,
  50
                    ram6_out,
                  ram7 out,
                    ram8 out,
                    ram9 out,
                    ram10 out;
  55
```

164

```
wire [AddressSize-1:0] ram addr.
                                              // RAM address bus.
               ram_addr_fft_2 win;
                  clk,
      wire
 5
               nrst,
                 in 2k8k,
               in resync,
               valid in,
                 out ovf,
10
                 enable_0,
                 enable 1,
                 enable 2,
                 enable 3,
               valid out.
15
               ram enable,
                                // RAM enable signal.
                 ram rnotw,
               valid_win_2_fft,
                 ram_rnotw_fft_2_win,
                 ram_enable_fft_2_win,
20
               track_rnw,
               track_ram_enable,
                 out iggi,
               out sincgi;
      wire [wordlength-1:0] x1r_10, x1i_10,
25
               z2r_10, z2i_10;
      wire [wordlength-3:0] track_data in,
               track data out;
30
      wire [FIFO L bits-1:0] track addr;
      wire [1:0]
                     out_rx_guard;
                                      // Determined guard.
35
      wire [c_wordlength*2-1:0] rom3_data,
               rom4 data;
      wire [rom_AddressSize-6:0] rom3_addr;
      wire [rom AddressSize-4:0] rom4 addr:
40
      wire [14:0]
                   out test;
               Instance FFT processor.
45
      fft r22sdf
                    #(wordlength,
               c wordlength.
                 AddressSize,
50
               rom AddressSize,
                 mult_scale)
               fft (.in_xr(i_data),
                                  // FFT input data, I.
               .in_xi(q_data), // FFT input data. Q
               .clk(clk),
                          // Master clock...
                             // Power-up reset.
55
               .nrst(nrst),
                  .in 2k8k(in_2k8k), // 2K active low.
```

```
.valid in(valid_win_2_fft),// Input valid.
                                 // FFT output data, I.
                .out_xr(i_out),
                                   // FFT output data, Q.
                 .out xi(q out),
                                        // Overflow flag.
                   .out ovf(out ovf),
                .enable 0(enable_0),
5
                  .enable_1(enable_1),
.enable_2(enable_2),
                  .enable_3(ram_rnotw_fft_2_win),
                   .valid out(valid out),
                  .ram_address(ram_addr_fft 2 win),
10
                  .ram_enable(ram_enable_fft_2_win),
                  .address_rom3(rom3_addr),
                  .address rom4(rom4_addr),
                  // RAM input ports.
15
                    .z2r_4(ram4_in[wordlength-1:0]),
                  .z2i 4(ram4_in[wordlength*2-1:wordlength]),
                   .z2r 5(ram5_in[wordlength-1:0]),
                  .z2i 5(ram5_in[wordlength*2-1:wordlength]),
                    .z2r 6(ram6 in[wordlength-1:0]),
20
                   .z2i 6(ram6_in[wordlength*2-1:wordlength]),
                  .z2r_7(ram7_in[wordlength-1:0]),
.z2i_7(ram7_in[wordlength*2-1:wordlength]),
                    .z2r_8(ram8_in[wordlength-1:0]),
                   .z2i 8(ram8_in[wordlength*2-1:wordlength]),
25
                    .z2r 9(ram9_in[wordlength-1:0]),
                   .z2i_9(ram9_in[wordlength*2-1:wordlength]),
                    z2r 10(z2r 10),// Frm FFT datapath to window (I).
                   .z2i_{10}(z2i_{10}),// Frm FFT datapath to window (Q).
30
                   // RAM output ports.
                    .x1r 4(ram4_out[wordlength-1:0]),
                   .x1i 4(ram4_out[wordlength*2-1:wordlength]),
                    .x1r_5(ram5_out[wordlength-1:0]),
                   .x1i_5(ram5_out[wordlength*2-1:wordlength]),
 35
                    .x1r 6(ram6_out[wordlength-1:0]),
                   x1i 6(ram6_out[wordlength*2-1:wordlength]),
                     .x1r_7(ram7_out[wordlength-1:0]),
                   .x1i 7(ram7_out[wordlength*2-1:wordlength]),
                     .x1r 8(ram8_out[wordlength-1:0]),
 40
                   .x1i_8(ram8_out[wordlength*2-1:wordlength]),
                     .x1r 9(ram9_out[wordlength-1:0]),
                   .x1i 9(ram9_out[wordlength*2-1:wordlength]),
                     .x1r 10(x1r_10),// To FFT datapath frm window (I).
                   .x1i 10(x1i_10),// To FFT datapath frm window (Q).
 45
                    // ROM output ports.
                    .br_3(rom3_data[c_wordlength*2-1:c_wordlength]),
                    .bi 3(rom3_data[c_wordlength-1:0]),
                    .br_4(rom4_data[c_wordlength*2-1:c_wordlength]),
  50
                    .bi 4(rom4_data[c_wordlength-1:0]));
                 Instance FFT window processor.
  55
```

```
#(wordlength,
      fft_window
               r_wordlength.
                 AddressSize,
               FIFO_L,
                FIFO L bits,
5
                FIFO_N,
                FIFO_n,
                FIFO_A,
                FIFO A_bits,
                lu AddressSize,
10
                delta.
                acquired_symbols,
                pos_threshold,
                t offset threshold,
                  w advance,
15
                  sincint_latency,
                  igdemod latency)
             window (.in_xr(i_data),
                .in_xi(q_data),
                .clk(clk),
20
                .nrst(nrst),
                .valid in(valid_in),
                .valid_out(valid_win_2_fft),
                .in resync(in_resync),
                 .out iqgi(out_iqgi),
25
                 out sincgi(out sincgi),
                 out rx guard(out_rx_guard),
                 .out acquired(out_acquired),
                .out_fft_window(out_fft_window), .enable_3_4(enable_3),
30
                 .out test(out_test),
                 .track_ram_address(track_addr),
                 .xri_tmp1(track_data_in),
                 xri tmp5(track data out),
                 .track ram_rnotw(track_rnw),
35
                 .track_ram_enable(track_ram_enable),
                   .ram addr(ram addr),
                      .ram enable(ram enable),
                      .ram rnotw(ram rnotw),
                   .ram10 in(ram10 in), // To 1K x 24 bit RAM.
 40
                      .ram10_out(ram10_out), // From 1K x 24 bit RAM.
                      .x1r_10(x1r_10), // To FFT datapath (I).
                      .x1i_10(x1i_10)
                                         // To FFT datapath (Q).
                                        // From FFT datapath (I)
                      .z2r 10(z2r_10),
                      .z2i 10(z2i 10),
                                        // From FFT datapath (Q)
 45
                   .fft ram rnotw(ram_rnotw_fft 2_win),
                   .fft_ram_enable(ram_enable_fft_2_win),
                   .fft ram addr(ram addr_fft_2_win));
        endmodule
 50
                                              Listing 16
            // 2048 point FFT twiddle factor coefficients (Radix 4+2).
            // Coefficients stored as non-fractional 10 bit integers (scale 1 ).
             // Real Coefficient (cosine value) is coefficient high-byte.
 55
             // Imaginary Coefficient (sine value) is coefficient low-byte.
```

```
-0.000000
     0111111111 0000000000
                                // W0000_2048 = +1.000000
     0111111111_1111111110
                                // W0001 2048 = +0.999995
                                                               -0.003068
                                                               -0.006136
                                // W0002 2048 = +0.999981
     0111111111_1111111101
                                                               -0.009204
                                // W0003 2048 = +0.999958
     0111111111_1111111011
     0111111111111111111111010
                                // W0004_2048 = +0.999925
// W0005_2048 = +0.999882
                                                               -0.012272
5
                                                               -0.015339
     0111111111 1111111000
                                                               -0.018407
                                // VV0006_2048 = +0.999831
     0111111111 1111110111
                                                               -0.021474
                                // W0007 2048 = +0.999769
     011111111 1111110101
     // W0008 2048 = +0.999699
                                                               -0.024541
                                // W0009 2048 = +0.999619
                                                               -0.027608
10
                                // W0010_2048 = +0.999529
     01111111111111111110000
                                                               -0.030675
     0111111111_1111101111
                                // W0011_2048 = +0.999431
                                                               -0.033741
                                // W0012 2048 = +0.999322
                                                               -0.036807
      0111111111_1111101101
      -0.039873
                                // W0013 2048 = +0.999205
                                // W0014^{-}2048 = +0.999078
                                                               -0.042938
15
                                // W0015_2048 = +0.998941
                                                               -0.046003
      011111111 1111101000
                                // W0016 2048 = +0.998795
                                                               -0.049068
      0111111111 1111100111
                                // W0017 2048 = +0.998640
                                                               -0.052132
      0111111111 1111100101
                                                                -0.055195
      011111111 1111100100
                                // W0018 2048 = +0.998476
      011111111111111100010
                                // W0019 2048 = +0.998302
                                                                -0.058258
20.
      01111111111111100001 // W0020_2048 = +0.998118
011111111_111011111 // W0021_2048 = +0.997925
                                                                -0.061321
                                                                -0.064383
                                                                -0.067444
      0111111111 1111011101
                                // W0022 2048 = +0.997723
                               // W0023 2048 = +0.997511
                                                                -0.070505
      0111111111_111011100
      -0.073565
                                // W0024 2048 = +0.997290
25
                                // W0025 2048 = +0.997060
                                                                -0.076624
                                // W0026_2048 = +0.996820
// W0027_2048 = +0.996571
                                                                -0.079682
                                                                -0.082740
      0111111110 1111010110
      0111111110 1111010100
                                // W0028 2048 = +0.996313
                                                                -0.085797
                                 // W0029 2048 = +0.996045
                                                                -0.088854
      011111110 1111010011
30
                                                                -0.091909
                                 // \text{ W0030}^{-} 2048 = +0.995767
      0111111110 1111010001
      011111110_1111001111
011111110_1111001110
                                                                -0.094963
                                 // W0031 2048 = +0.995481
                                 // W0032_2048 = +0.995185
// W0033_2048 = +0.994879
                                                                -0.098017
                                                                -0.101070
      0111111101_1111001100
                                                                -0.104122
      0111111101 1111001011
                                 // W0034^{-}2048 = +0.994565
 35
                                                                -0.107172
                                 // W0035 2048 = +0.994240
      0111111101_1111001001
      0111111101 1111001000
0111111101 1111000110
                                                                -0.110222
                                 // W0036 2048 = +0.993907
                                 // \text{ W0037}^2 2048 = +0.993564
                                                                -0.113271
                                 // W0038_2048 = +0.993212
// W0039_2048 = +0.992850
                                                                -0.116319
      0111111101_1111000100
                                                                -0.119365
      0111111100 1111000011
40
                                 // W0040^{-}2048 = +0.992480
                                                                -0.122411
      0111111100_1111000001
                                                                -0.125455
       0111111100 1111000000
                                 // W0041 2048 = +0.992099
       0111111100_1110111110
                                 // W0042 2048 = +0.991710
                                                                -0.128498
                                 // W0043_2048 = +0.991311
                                                                -0.131540
       0111111100_1110111101
                                                                -0.134581
                                 // W0044 2048 = +0.990903
       0111111011 1110111011
 45
                                 // W0045 2048 = +0.990485
                                                                -0.137620
       0111111011_1110111010
       0111111011_110111000
0111111011_1110110110
                                                                 -0.140658
                                 // W0046 2048 = +0.990058
                                 // W0047^2048 = +0.989622
                                                                 -0.143695
                                 // W0048_2048 = +0.989177
                                                                 -0.146730
       0111111010 1110110101
                                                                 -0.149765
                                 // W0049_2048 = +0.988722
       0111111010 1110110011
 50
                                                                 -0.152797
                                 // \text{ W0050}^{-} \text{ 2048} = +0.988258
       0111111010 1110110010
                                                                 -0.155828
                                 // W0051 2048 = +0.987784
       0111111010 1110110000
       0111111001_1110101111
                                 // W0052_2048 = +0.987301
// W0053_2048 = +0.986809
                                                                 -0.158858
                                                                 -0.161886
       0111111001_1110101101
                                                                 -0.164913
                                 // W0054_2048 = +0.986308
       0111111001 1110101100
 55
                                                                 -0.167938
                                 // W0055 2048 = +0.985798
       0111111001 1110101010
```

```
-0.170962
      0111111000 1110101000
                                  // W0056 2048 = +0.985278
      0111111000 1110100111
                                  // W0057 2048 = +0.984749
                                                                  -0.173984
      0111111000_1110100101
                                                                  -0.177004
                                  // W0058 2048 = +0.984210
      0111111000_1110100100
0111110111_1110100010
                                  // W0059 2048 = +0.983662
                                                                   -0.180023
                                  // W0060 2048 = +0.983105
                                                                   -0.183040
5
                                  // \text{ W0061} = +0.982539
                                                                   -0.186055
      0111110111 1110100001
                                                                   -0.189069
                                  // W0062_2048 = +0.981964
      0111110111 1110011111
                                                                   -0.192080
                                  // W0063 2048 = +0.981379
      0111110110 1110011110
      0111110110_1110011100
0111110110_1110011011
                                  // VV0064^{-}2048 = +0.980785
                                                                   -0.195090
                                  // W0065 2048 = +0.980182
                                                                   -0.198098
10
      0111110110_1110011001
                                  // W0066_2048 = +0.979570
                                                                   -0.201105
                                  // W0067 2048 = +0.978948
      0111110101 1110010111
                                                                   -0.204109
      0111110101_1110010110
0111110101_1110010100
0111110100_1110010011
0111110100_1110010001
                                  // W0068 2048 = +0.978317
                                                                   -0.207111
                                  // \text{ W0069}^{2048} = +0.977677
                                                                   -0.210112
                                  // VV0070^{-}2048 = +0.977028
                                                                   -0.213110
15
                                  // \text{ W0071}^-2048 = +0.976370
                                                                   -0.216107
                                  // W0072 2048 = +0.975702
                                                                   -0.219101
      0111110100_1110010000
                                                                   -0.222094
                                  // \text{ W0073 2048} = +0.975025
      0111110011 1110001110
                                  // W0074 2048 = +0.974339
                                                                   -0.225084
      0111110011 1110001101
      0111110011_1110001011
                                  // W0075<sup>2</sup>048 = +0.973644
                                                                   -0.228072
20
                                  // W0076_2048 = +0.972940
                                                                   -0.231058
      0111110010_1110001010
      0111110010_1110001000
                                  // W0077_2048 = +0.972226
                                                                   -0.234042
                                  // \text{ W0078} 2048 = +0.971504
      0111110001 1110000111
                                                                   -0.237024
      0111110001_1110000101
                                  // W0079 2048 = +0.970772
                                                                   -0.240003
      0111110001_1110000100
0111110000_1110000010
0111110000_1110000001
                                  // \text{ W0080}^{\circ} 2048 = +0.970031
                                                                   -0.242980
25
                                  // W0081 2048 = +0.969281
                                                                   -0.245955
                                  // W0082_2048 = +0.968522
                                                                   -0.248928
                                   // W0083_2048 = +0.967754
                                                                   -0.251898
       0111101111 1101111111
                                   // W0084_2048 = +0.966976
                                                                   -0.254866
       0111101111 1101111110
                                                                   -0.257831
                                   // W0085 2048 = +0.966190
       0111101111_1101111100
30
       0111101110 1101111010
                                   // W0086 2048 = +0.965394
                                                                   -0.260794
       0111101110_1101111001
                                   // W0087_2048 = +0.964590
// W0088_2048 = +0.963776
                                                                   -0.263755
                                                                   -0.266713
       0111101101_1101110111
                                   // W0089_2048 = +0.962953
                                                                   -0.269668
       0111101101 1101110110
                                   // \text{ W0090}^- 2048 = +0.962121
                                                                   -0.272621
       0111101101 1101110100
35
                                                                   -0.275572
       0111101100 1101110011
                                   // W0091 2048 = +0.961280
       0111101100_1101110001
0111101011_1101110000
0111101011_1101101110
                                   // W0092 2048 = +0.960431
                                                                    -0.278520
                                   // W0093_2048 = +0.959572
// W0094_2048 = +0.958703
                                                                    -0.281465
                                                                    -0.284408
                                   // \text{W0095}^2 2048 = +0.957826
                                                                    -0.287347
       0111101010 1101101101
 40
                                                                    -0.290285
                                   // W0096 2048 = +0.956940
       0111101010 1101101011
       0111101001_1101101010
0111101001_1101101000
                                   // W0097 2048 = +0.956045
                                                                    -0.293219
                                   // W0098^22048 = +0.955141
                                                                    -0.296151
                                   // W0099_2048 = +0.954228
                                                                    -0.299080
       0111101001_1101100111
                                                                    -0.302006
       0111101000 1101100101
                                   // W0100_2048 = +0.953306
 45
                                   // W0101_2048 = +0.952375
                                                                    -0.304929
       0111101000 1101100100
       0111100111_1101100010
0111100111_1101100001
                                   // W0102 2048 = +0.951435
                                                                    -0.307850
                                   // VV0103^{2}048 = +0.950486
                                                                    -0.310767
                                   // W0104_2048 = +0.949528
                                                                    -0.313682
       0111100110 1101011111
                                                                    -0.316593
                                   // W0105 2048 = +0.948561
       0111100110 1101011110
 50
                                   // W0106 2048 = +0.947586
                                                                    -0.319502
        0111100101 1101011100
       0111100101_1101011011
                                   // W0107_2048 = +0.946601
                                                                    -0.322408
                                   // W0108_2048 = +0.945607
                                                                    -0.325310
        0111100100_1101011001
                                   // W0109_2048 = +0.944605
                                                                    -0.328210
        0111100100 1101011000
                                                                    -0.331106
                                   // W0110_2048 = +0.943593
        0111100011 1101010110
 55
                                   // W0111_2048 = +0.942573
                                                                    -0.334000
        0111100011 1101010101
```

```
-0.336890
     0111100010 1101010100
                                // W0112 2048 = +0.941544
                                                                -0.339777
     0111100010_1101010010
0111100001_1101010001
                                // W0113 2048 = +0.940506
                                // W0114^2048 = +0.939459
                                                                -0.342661
                                // W0115^2048 = +0.938404
                                                                -0.345541
     0111100000 1101001111
                                // W0116_2048 = +0.937339
                                                                 -0.348419
     0111100000 1101001110
5
     -0.351293
                                 // W0117 2048 = +0.936266
                                                                 -0.354164
                                 // W0118 2048 = +0.935184
                                                                 -0.357031
                                 // W0119 2048 = +0.934093
                                 // W0120_2048 = +0.932993
                                                                 -0.359895
     0111011110 1101001000
                                                                 -0.362756
                                 // W0121_2048 = +0.931884
      0111011101_1101000110
10
                                                                 -0.365613
      0111011101_1101000101
0111011100_1101000011
                                 // W0122^{2048} = +0.930767
                                 // W0123 2048 = +0.929641
                                                                 -0.368467
                                 // W0124_2048 = +0.928506
// W0125_2048 = +0.927363
                                                                 -0.371317
      0111011011_1101000010
                                                                 -0.374164
      0111011011_1101000000
                                 // W0126_2048 = +0.926210
                                                                 -0.377007
      0111011010_1100111111
15
      0111011010_1100111110
                                 // W0127 2048 = +0.925049
                                                                 -0.379847
                                                                 -0.382683
      0111011001_1100111100
0111011000_1100111011
                                 // W0128 2048 = +0.923880
                                                                 -0.385516
                                 // W0129 2048 = +0.922701
                                 // \text{ W0130} = +0.921514
                                                                 -0.388345
      0111011000 1100111001
                                                                 -0.391170
                                 // W0131_2048 = +0.920318
      0111010111 1100111000
20
                                                                 -0.393992
                                 // W0132 2048 = +0.919114
      0111010111 1100110110
      // W0133 2048 = +0.917901
                                                                 -0.396810
                                                                 -0.399624
                                 // W0134 = +0.916679
                                 // W0135^{-}2048 = +0.915449
                                                                 -0.402435
                                 // W0136_2048 = +0.914210
// W0137_2048 = +0.912962
                                                                 -0.405241
      0111010100_1100110001
25
                                                                  -0.408044
      0111010011_1100101111
                                  // W0138 2048 = +0.911706
                                                                  -0.410843
      0111010011_1100101110
0111010010_1100101100
0111010001_1100101011
                                                                  -0.413638
                                  // W0139 2048 = +0.910441
                                                                  -0.416430
                                  // W0140^{-}2048 = +0.909168
                                  // W0141^{-}2048 = +0.907886
                                                                  -0.419217
       0111010001_1100101001
30
                                  // W0142_2048 = +0.906596
// W0143_2048 = +0.905297
                                                                  -0.422000
       0111010000 1100101000
                                                                  -0.424780
       0111010000_1100100111
                                                                  -0.427555
                                  // W0144 2048 = +0.903989
       0111001111_1100100101
       -0.430326
                                  // W0145 2048 = +0.902673
                                  // W0146^{-}2048 = +0.901349
                                                                  -0.433094
 35
                                  // W0147^2048 = +0.900016
                                                                  -0.435857
                                  // W0148_2048 = +0.898674
                                                                  -0.438616
       0111001100 1100011111
                                                                  -0.441371
                                  // W0149_2048 = +0.897325
       0111001011_1100011110
                                  // \text{ W0150}^- 2048 = +0.895966
                                                                  -0.444122
       0111001011_1100011101
       0111001010_1100011011
0111001001_1100011010
                                                                  -0.446869
                                  // \text{ W0151}^- \text{ 2048} = +0.894599
 40
                                                                  -0.449611
                                  // W0152 2048 = +0.893224
                                  // W0153_2048 = +0.891841
// W0154_2048 = +0.890449
                                                                  -0.452350
       0111001001 1100011000
                                                                  -0.455084
       0111001000 1100010111
                                  // \text{ W0155}_{-2048} = +0.889048
                                                                   -0.457813
       0111000111 1100010110
                                  // W0156 2048 = +0.887640
                                                                   -0.460539
       0111000110 1100010100
 45
                                                                   -0.463260
                                  // W0157^{-2048} = +0.886223
       0111000110_1100010011
                                   // W0158 2048 = +0.884797
                                                                   -0.465976
       0111000101 1100010001
                                                                   -0.468689
       0111000100 1100010000 // W0159 2048 = +0.883363
                                   // W0160^{-}2048 = +0.881921
                                                                   -0.471397
        0111000100_1100001111
                                                                   -0.474100
        0111000011_1100001101
0111000010_1100001100
                                   // W0161 2048 = +0.880471
 50
                                   // W0162_2048 = +0.879012
// W0163_2048 = +0.877545
                                                                   -0.476799
                                                                   -0.479494
        0111000001 1100001010
                                                                   -0.482184
                                   // W0164_2048 = +0.876070
        0111000001 1100001001
        0111000000_1100001000
                                   // \text{ W0165} = +0.874587
                                                                   -0.484869
                                                                   -0.487550
        011011111111100000110
                                  // W0166 2048 = +0.873095
  55
                                                                   -0.490226
                                   // W0167<sup>2</sup>048 = +0.871595
        0110111110_1100000101
```

```
0110111101_1100000100
0110111101_1100000010
                                // W0168_2048 = +0.870087
// W0169_2048 = +0.868571
                                                               -0.492898
                                                               -0.495565
                                // W0170_2048 = +0.867046
     0110111100 1100000001
                                                               -0.498228
     0110111011 1100000000
                                // W0171 2048 = +0.865514
                                                               -0.500885
                                // \text{ W0172}^-2048 = +0.863973
      0110111010 10111111110
                                                               -0.503538
5
     0110111010_1011111101
                                // W0173<sup>2</sup>048 = +0.862424
                                                               -0.506187
      0110111001-1011111011
                                // W0174 2048 = +0.860867
                                                               -0.508830
                                // W0175 2048 = +0.859302
                                                               -0.511469
      0110111000 1011111010
      0110110111 1011111001
                                // W0176 2048 = +0.857729
                                                               -0.514103
      0110110110_1011110111
                                // W0177^{-}2048 = +0.856147
                                                               -0.516732
10
      0110110110_1011110110
                                // W0178_2048 = +0.854558
                                                               -0.519356
                                // W0179 2048 = +0.852961
      0110110101_1011110101
                                                               -0.521975
                                // W0180 2048 = +0.851355
      0110110100 1011110011
                                                               -0.524590
      0110110011_1011110010
                                // W0181 2048 = +0.849742
                                                               -0.527199
      0110110010_1011110001
                                // W0182 2048 = +0.848120
                                                               -0.529804
15
      // W0183_2048 = +0.846491
                                                                -0.532403
                                // W0184_2048 = +0.844854
                                                                -0.534998
      0110110000 1011101101
                                // W0185 2048 = +0.843208
                                                                -0.537587
                                // W0186 2048 = +0.841555
      0110101111 1011101011
                                                                -0.540171
      0110101110_1011101010
                                // W0187 2048 = +0.839894
                                                                -0.542751
20
      0110101101_1011101001
0110101100_1011100111
                                // W0188 2048 = +0.838225
                                                                -0.545325
                                // W0189_2048 = +0.836548
                                                                -0.547894
      0110101011_1011100110
                                // W0190_2048 = +0.834863
                                                                -0.550458
                                // W0191_2048 = +0.833170
      0110101011 1011100101
                                                                -0.553017
      0110101010 1011100100
                                // W0192 2048 = +0.831470
                                                                -0.555570
25
                                                                -0.558119
      0110101001 1011100010
                                // W0193 2048 = +0.829761
                                // W0194 2048 = +0.828045
      0110101000 1011100001
                                                                -0.560662
      0110100111_1011100000
0110100110_1011011110
                                // W0195_2048 = +0.826321
                                                                -0.563199
                                // W0196_2048 = +0.824589
                                                                -0.565732
      0110100101_1011011101
                                 // W0197 2048 = +0.822850
                                                                -0.568259
30
      0110100100 1011011100
                                // W0198 2048 = +0.821103
                                                                -0.570781
      0110100100 1011011010
                                // W0199 2048 = +0.819348
                                                                -0.573297
      0110100011_1011011001
0110100010_1011011000
0110100001_1011010111
                                 // W0200<sup>2</sup>048 = +0.817585
                                                                -0.575808
                                // W0201_2048 = +0.815814
// W0202_2048 = +0.814036
                                                                -0.578314
35
                                                                -0.580814
      0110100000 1011010101
                                 // W0203 2048 = +0.812251
                                                                -0.583309
      0110011111 1011010100
                                 // W0204 2048 = +0.810457
                                                                -0.585798
      0110011110 1011010011
                                 // W0205 2048 = +0.808656
                                                                -0.588282
      0110011101_1011010010
0110011100_1011010000
                                 // W0206 2048 = +0.806848
                                                                -0.590760
                                 // W0207_2048 = +0.805031
// W0208_2048 = +0.803208
                                                                -0.593232
40
                                                                -0.595699
      0110011011 1011001111
      0110011010 1011001110
                                 // W0209 2048 = +0.801376
                                                                -0.598161
      0110011001 1011001100
                                 // W0210 2048 = +0.799537
                                                                -0.600616
      0110011000 1011001011
                                 // W0211 2048 = +0.797691
                                                                -0.603067
                                 // W0212_2048 = +0.795837
// W0213_2048 = +0.793975
      0110010111_1011001010
                                                                -0.605511
45
                                                                -0.607950
      0110010111_1011001001
      0110010110 1011000111
                                 // W0214 2048 = +0.792107
                                                                -0.610383
      0110010101 1011000110
                                 // W0215 2048 = +0.790230
                                                                -0.612810
       0110010100_1011000101
                                 // W0216 2048 = +0.788346
                                                                -0.615232
                                 // W0217_2048 = +0.786455
       0110010011_1011000100
                                                                -0.617647
50
                                                                -0.620057
       0110010010 1011000011
                                 // W0218 2048 = +0.784557
                                 // W0219 2048 = +0.782651
                                                                -0.622461
       0110010001 1011000001
       0110010000 1011000000
                                 // W0220 2048 = +0.780737
                                                                -0.624859
       0110001111_1010111111
                                 // W0221 2048 = +0.778817
                                                                -0.627252
                                 // W0222_2048 = +0.776888
       0110001110_1010111110
                                                                -0.629638
 55
       0110001101 1010111100 // W0223 2048 = +0.774953
                                                                -0.632019
```

```
// W0224 2048 = +0.773010
                                                               -0.634393
     0110001100_1010111011
                                                               -0.636762
                                // \text{ W0225}^2 2048 = +0.771061
     0110001011 1010111010
                                // W0226 2048 = +0.769103
                                                               -0.639124
     0110001010 1010111001
     0110001001_1010111000 // W0227_2048 = +0.767139
                                                               -0.641481
                                                               -0.643832
                                // W0228 2048 = +0.765167
     0110001000_1010110110
0110000111_1010110101
5
                                                               -0.646176
                                // W0229 2048 = +0.763188
     0110000110_1010110100
                                // W0230 2048 = +0.761202
                                                                -0.648514
                                // W0231_2048 = +0.759209
                                                                -0.650847
     0110000101 1010110011
                                                                -0.653173
                                // W0232 2048 = +0.757209
     0110000100 1010110010
                                // W0233^{-}2048 = +0.755201
                                                                -0.655493
     0110000011_1010110000
10
                                                                -0.657807
                                // W0234 2048 = +0.753187
      0110000010_1010101111
                                                                -0.660114
                                // W0235^{-}2048 = +0.751165
      0110000001 1010101110
                                                                -0.662416
                                // W0236 2048 = +0.749136
      0110000000 1010101101
                                                                -0:664711
      // W0237 2048 = +0.747101
                                                                -0.667000
                                // \sqrt{\text{W0238}} 2048 = +0.745058
15
                                                                -0.669283
                                // W0239 2048 = +0.743008
                                                                -0.671559
                                // W0240 2048 = +0.740951
      0101111011 1010101000
                                // W0241_2048 = +0.738887
                                                                -0.673829
      0101111010 1010100111
                                // W0242_2048 = +0.736817
                                                                -0.676093
      0101111001_1010100110
      0101111000_1010100101
0101110111_1010100100
                                 // \text{W0243}^- \text{2048} = +0.734739
                                                                -0.678350
20
                                 // W0244 2048 = +0.732654
                                                                -0.680601
                                 // W0245^{-}2048 = +0.730563
                                                                -0.682846
      0101110110_1010100010
                                 // W0246^{-}2048 = +0.728464
                                                                -0.685084
      0101110101 1010100001
                                                                -0.687315
                                 // W0247_2048 = +0.726359
      0101110100_1010100000
                                 // W0248^{-}2048 = +0.724247
                                                                -0.689541
      0101110011_1010011111
25
      0101110010_1010011110
0101110001_1010011101
                                                                -0.691759
                                 // W0249 2048 = +0.722128
                                                                -0.693971
                                 // W0250^{-}2048 = +0.720003
                                 // W0251_2048 = +0.717870
                                                                 -0.696177
      0101110000_1010011100
                                 // W0252_2048 = +0.715731
// W0253_2048 = +0.713585
                                                                 -0.698376
       0101101110 1010011010
                                                                 -0.700569
       0101101101 1010011001
 30
                                                                 -0.702755
       0101101100_1010011000
                                 // W0254_2048 = +0.711432
                                 // \text{W0255}^- 2048 = +0.709273
                                                                 -0.704934
       0101101011_1010010111
0101101010_1010010110
                                                                 -0.707107
                                 // W0256 2048 = +0.707107
                                                                 -0.709273
                                 // W0257^{2}048 = +0.704934
       0101101001_1010010101
                                 // W0258_2048 = +0.702755
                                                                 -0.711432
       0101101000 1010010100
 35
                                                                 -0.713585
                                  // W0259_2048 = +0.700569
       0101100111_1010010011
                                                                 -0.715731
                                  // W0260 2048 = +0.698376
       0101100110_1010010010
                                                                 -0.717870
                                  // W0261 2048 = +0.696177
       0101100100_1010010000
                                                                 -0.720003
                                  // W0262 2048 = +0.693971
       0101100011_1010001111
                                                                 -0.722128
                                  // W0263^{2}048 = +0.691759
       0101100010 1010001110
 40
                                  // W0264_2048 = +0.689541
                                                                 -0.724247
       0101100001 1010001101
                                  // W0265_2048 = +0.687315
                                                                 -0.726359
       0101100000 1010001100
                                                                  -0.728464
                                  // W0266 2048 = +0.685084
       0101011111 1010001011
0101011110 1010001010
                                                                 -0.730563
                                  // W0267 2048 = +0.682846
                                                                  -0.732654
                                  // W0268 2048 = +0.680601
        0101011100-1010001001
45
                                  // W0269_2048 = +0.678350
                                                                  -0.734739
        0101011011 1010001000
                                                                  -0.736817
                                  // W0270 2048 = +0.676093
        0101011010 1010000111
                                                                  -0.738887
                                  // W0271^{-}2048 = +0.673829
        0101011001 1010000110
0101011000 1010000101
                                                                  -0.740951
                                  // W0272 2048 = +0.671559
                                                                  -0.743008
                                  // W0273^{\circ}2048 = +0.669283
        0101010111_1010000100
  50
                                  // W0274_2048 = +0.667000
                                                                  -0.745058
        0101010110 1010000011
                                                                  -0.747101
                                  // W0275 2048 = +0.664711
        0101010100 1010000001
                                                                  -0.749136
                                  // W0276 2048 = +0.662416
        0101010011_1010000000
                                                                  -0.751165
                                  // W0277_2048 = +0.660114
// W0278_2048 = +0.657807
        0101010010_1001111111
                                                                  -0.753187
        0101010001_1001111110
  55
                                                                  -0.755201
                                  // W0279_2048 = +0.655493
        0101010000_1001111101
```

```
// W0280_2048 = +0.653173
     0101001110_1001111100
                                                              -0.757209
     0101001101_1001111011
                               // W0281 2048 = +0.650847
                                                              -0.759209
                               // W0282 2048 = +0.648514
     0101001100 1001111010
                                                              -0.761202
                               // W0283 2048 = +0.646176
     0101001011 1001111001
                                                              -0.763188
     // W0284_2048 = +0.643832
5
                                                              -0.765167
                               // W0285_2048 = +0.641481
                                                              -0.767139
     0101000111_1001110110
                               // W0286 2048 = +0.639124
                                                              -0.769103
                               // W0287 2048 = +0.636762
     0101000110 1001110101
                                                              -0.771061
     0101000101 1001110100
                               // W0288 2048 = +0.634393
                                                              -0.773010
     0101000100 1001110011
                               // \text{ W0289}^- 2048 = +0.632019
10
                                                              -0.774953
     0101000010_1001110010
                               // W0290 2048 = +0.629638
                                                              -0.776888
     0101000001 1001110001
                                // W0291 2048 = +0.627252
                                                              -0.778817
      0101000000 1001110000
                               // W0292 2048 = +0.624859
                                                              -0.780737
     0100111111_1001101111
0100111101_1001101110
                                // W0293 2048 = +0.622461
                                                              -0.782651
                               // W0294_2048 = +0.620057
15
                                                              -0.784557
      0100111100_1001101101
                                // W0295 2048 = +0.617647
                                                              -0.786455
      0100111011 1001101100
                                // W0296 2048 = +0.615232
                                                              -0.788346
      0100111010 1001101011
                                // W0297 2048 = +0.612810
                                                              -0.790230
      0100111001_1001101010
                               // W0298 2048 = +0.610383
                                                              -0.792107
      0100110111 1001101001
                               // W0299<sup>2</sup>048 = +0.607950
20
                                                              -0.793975
                                // W0300_2048 = +0.605511
      0100110110_1001101001
                                                              -0.795837
      0100110101_1001101000
                                // W0301_2048 = +0.603067
                                                              -0.797691
      0100110100 1001100111
                                // W0302 2048 = +0.600616
                                                              -0.799537
      0100110010_1001100110
                                // W0303 2048 = +0.598161
                                                              -0.801376
     // W0304_2048 = +0.595699
25
                                                              -0.803208
                               // W0305_2048 = +0.593232
// W0306_2048 = +0.590760
                                                              -0.805031
                                                              -0.806848
                                // W0307 2048 = +0.588282
                                                              -0.808656
      0100101100 1001100001
                                // W0308 2048 = +0.585798
                                                              -0.810457
      0100101011 1001100000
                               // W0309 2048 = +0.583309
30
                                                              -0.812251
      0100101001 1001011111
                                // W0310 2048 = +0.580814
                                                              -0.814036
      0100101000_1001011110
0100100111_1001011101
                                // W0311_2048 = +0.578314
                                                              -0.815814
                                // W0312_2048 = +0.575808
                                                              -0.817585
      0100100110 1001011100
                                // W0313 2048 = +0.573297
                                                               -0.819348
35
      0100100100 1001011100
                                // W0314 2048 = +0.570781
                                                               -0.821103
      0100100011_1001011011
                                // \text{ W0315}^- \text{2048} = +0.568259
                                                               -0.822850
                                // W0316_2048 = +0.565732
// W0317_2048 = +0.563199
      0100100010 1001011010
                                                               -0.824589
      0100100000_1001011001
0100011111_1001011000
                                                               -0.826321
                                // W0318 2048 = +0.560662
                                                               -0.828045
40
      0100011110 1001010111
                                // W0319 2048 = +0.558119
                                                               -0.829761
      0100011100 1001010110
                                // W0320 2048 = +0.555570
                                                               -0.831470
      0100011011 1001010101
                                // W0321 2048 = +0.553017
                                                               -0.833170
      0100011010_1001010101
                                // W0322_2048 = +0.550458
                                                               -0.834863
      0100011001_1001010100
                                // W0323_2048 = +0.547894
                                                               -0.836548
45
      0100010111 1001010011
                                // W0324 2048 = +0.545325
                                                               -0.838225
      0100010110 1001010010
                                // W0325 2048 = +0.542751
                                                               -0.839894
      0100010101_1001010001
0100010011_1001010000
                                // W0326_2048 = +0.540171
// W0327_2048 = +0.537587
                                                               -0.841555
                                                               -0.843208
      0100010010 1001001111
                                // W0328_2048 = +0.534998
                                                               -0.844854
50
      0100010001 1001001111
                                // W0329 2048 = +0.532403
                                                               -0.846491
      0100001111_1001001110
                                // W0330^{-}2048 = +0.529804
                                                               -0.848120
      0100001110_1001001101
                                // W0331 2048 = +0.527199
                                                               -0.849742
      0100001101_1001001100
                                // W0332_2048 = +0.524590
                                                               -0.851355
      0100001011 1001001011
                                // W0333 2048 = +0.521975
                                                               -0.852961
      0100001010 1001001010
55
                                // W0334 2048 = +0.519356
                                                               -0.854558
      0100001001 1001001010
                                // W0335 2048 = +0.516732
                                                               -0.856147
```

```
-0.857729
     0100000111_1001001001
                                  // W0336 2048 = +0.514103
                                                                    -0.859302
     0100000110_1001001000
0100000101_1001000111
                                  // W0337 2048 = +0.511469
                                                                    -0.860867
                                  // W0338 2048 = +0.508830
     0100000011_1001000110 // W0339_2048 = +0.506187
                                                                    -0.862424
                                  // \text{W0340} = +0.503538
                                                                    -0.863973
      0100000010_1001000110
5
                                  // W0341^{-}2048 = +0.500885
                                                                    -0.865514
      010000000 1001000101
                                                                    -0.867046
      0011111111 1001000100
0011111110 1001000011
                                  // W0342^{-}2048 = +0.498228
                                                                    -0.868571
                                  // W0343^{2}048 = +0.495565
                                  // W0344_2048 = +0.492898
                                                                    -0.870087
      0011111100 1001000011
                                                                    -0.871595
      0011111011 1001000010
                                  // W0345_2048 = +0.490226
10
                                  // W0346 2048 = +0.487550
                                                                    -0.873095
      0011111010 1001000001
                                                                    -0.874587
      0011111000_1001000000
                                  // W0347 2048 = +0.484869
                                   // W0348^{-}2048 = +0.482184
                                                                    -0.876070
      0011110111_1000111111
                                   // W0349^{-}2048 = +0.479494
                                                                    -0.877545
      0011110110 1000111111
                                                                    -0.879012
                                   // W0350 2048 = +0.476799
      0011110100 1000111110
15
                                   // W0351^{-}2048 = +0.474100
                                                                    -0.880471
      0011110011_1000111101
                                                                    -0.881921
      0011110001_1000111100
0011110000_1000111100
                                   // W0352 2048 = +0.471397
                                                                    -0.883363
                                   // W0353^22048 = +0.468689
                                   // W0354_2048 = +0.465976
// W0355_2048 = +0.463260
                                                                     -0.884797
      0011101111 1000111011
                                                                     -0.886223
      0011101101 1000111010
20
                                   // W0356_2048 = +0.460539
                                                                     -0.887640
      0011101100 1000111010
                                   // \text{ W0357}^- 2048 = +0.457813
                                                                     -0.889048
       0011101010 1000111001
       0011101001_1000111000
0011101000_1000110111
                                                                     -0.890449
                                   // \text{W0358}^{2048} = +0.455084
                                                                     -0.891841
                                   // W0359^{2}048 = +0.452350
                                   // W0360_2048 = +0.449611
// W0361_2048 = +0.446869
                                                                     -0.893224
       0011100110_1000110111
25
                                                                     -0.894599
       0011100101 1000110110
                                                                     -0.895966
       0011100011_1000110101
0011100010_1000110101
0011100001_1000110100
                                   // W0362_2048 = +0.444122
                                   // \text{ W0363}^{-2048} = +0.441371
                                                                     -0.897325
                                                                     -0.898674
                                   //.W0364^{-}2048 = +0.438616
                                                                     -0.900016
                                   // W0365^{-}2048 = +0.435857
       0011011111_1000110011
30
                                   // W0366_2048 = +0.433094
                                                                     -0.901349
       0011011110_1000110011
                                                                     -0.902673
                                    // W0367_2048 = +0.430326
       0011011100 1000110010
       0011011011_1000110001
0011011001_1000110000
0011011000_1000110000
                                    // \text{ W0368} = +0.427555
                                                                     -0.903989
                                    // \text{W0369}^- 2048 = +0.424780
                                                                     -0.905297
                                                                     -0.906596
                                    // \text{W0370}^- 2048 = +0.422000
 35
                                                                     -0.907886
                                    // W0371^{-}2048 = +0.419217
       0011010111_1000101111
                                    // W0372_2048 = +0.416430
// W0373_2048 = +0.413638
                                                                      -0.909168
       0011010101 1000101111
                                                                      -0.910441
       0011010100 1000101110
                                                                      -0.911706
                                    // W0374 2048 = +0.410843
        0011010010_1000101101
                                                                      -0.912962
       0011010001_1000101101
0011001111_1000101100
                                    // W0375 2048 = +0.408044
 40
                                    // W0376_2048 = +0.405241
                                                                      -0.914210
                                    // W0377_2048 = +0.402435
// W0378_2048 = +0.399624
                                                                      -0.915449
        0011001110^{-}1000101011
                                                                      -0.916679
        0011001101 1000101011
                                                                      -0.917901
                                    // W0379^{\circ} 2048 = +0.396810
        0011001011 1000101010
                                    // \text{ W0380}^{-} \text{ 2048} = +0.393992
                                                                      -0.919114
        0011001010 1000101001
 45
        0011001000_1000101001 // W0381_2048 = +0.391170
                                                                      -0.920318
                                    // W0382_2048 = +0.388345
// W0383_2048 = +0.385516
                                                                      -0.921514
        0011000111 1000101000
                                                                      -0.922701
        0011000101 1000101000
                                                                      -0.923880
                                     // W0384 2048 = +0.382683
        0011000100 1000100111
                                                                      -0.925049
        0011000010_1000100110
0011000001_1000100110
                                    // W0385 2048 = +0.379847
  50
                                                                      -0.926210
                                     // W0386 2048 = +0.377007
                                     // W0387_2048 = +0.374164
// W0388_2048 = +0.371317
                                                                       -0.927363
        0011000000 1000100101
                                                                       -0.928506
        0010111110_1000100101
                                                                       -0.929641
                                     // W0389^{-}2048 = +0.368467
        -0.930767
                                     // W0390 2048 = +0.365613
  55
                                                                       -0.931884
                                     // W0391 2048 = +0.362756
         0010111010_1000100011
```

```
0010111000 1000100010
                               // W0392 2048 = ÷0.359895
                                                              -0.932993
     0010110111_1000100010
                               // W0393_2048 = +0.357031
                                                              -0.934093
     0010110101_1000100001
                               // W0394 2048 = +0.354164
                                                              -0.935184
     0010110100 1000100001
                               // W0395 2048 = +0.351293
                                                              -0.936266
     0010110010 1000100000
5
                               // W0396 2048 = +0.348419
                                                              -0.937339
     0010110001_1000100000
0010101111_1000011111
                               // W0397_2048 = +0.345541
// W0398_2048 = +0.342661
                                                              -0.938404
                                                              -0.939459
     0010101110_1000011110
                               // W0399 2048 = +0.339777
                                                              -0.940506
     0010101100_1000011110
                               // W0400 2048 = +0.336890
                                                              -0.941544
     0010101011_1000011101
10
                               // W0401 2048 = +0.334000
                                                              -0.942573
     0010101010_1000011101
0010101000_1000011100
                               // W0402_2048 = +0.331106
                                                              -0.943593
                               // W0403_2048 = +0.328210
                                                              -0.944605
     0010100111 1000011100
                               // W0404 2048 = +0.325310
                                                              -0.945607
                               // W0405 2048 = +0.322408
     0010100101 1000011011
                                                              -0.946601
     0010100100 1000011011
                               // W0406 2048 = +0.319502
15
                                                              -0.947586
     0010100010_1000011010
                               // W0407_2048 = +0.316593
                                                              -0.948561
                               // W0408_2048 = +0.313682
     0010100001_1000011010
                                                              -0.949528
     0010011111_1000011001
                               // W0409 2048 = +0.310767
                                                              -0.950486
     0010011110 1000011001
                               // W0410 2048 = +0.307850
                                                              -0.951435
     0010011100 1000011000
20
                               // W0411 2048 = +0.304929
                                                              -0.952375
     0010011011_1000011000
0010011001_1000010111
                               // W0412_2048 = +0.302006
// W0413_2048 = +0.299080
                                                              -0.953306
                                                              -0.954228
     0010011000_1000010111
                               // W0414 2048 = +0.296151
                                                              -0.955141
     0010010110 1000010111
                               // W0415 2048 = +0.293219
                                                              -0.956045
                               // W0416 2048 = +0.290285
      0010010101 1000010110
25
                                                              -0.956940
      0010010011_1000010110
                               // W0417 2048 = +0.287347
                                                              -0.957826
     0010010010_1000010101
                               // W0418 2048 = +0.284408
                                                              -0.958703
     0010010000_1000010101
                               // W0419_2048 = +0.281465
                                                              -0.959572
      0010001111 1000010100
                               // W0420 2048 = +0.278520
                                                              -0.960431
      0010001101 1000010100
30
                               // W0421 2048 = +0.275572
                                                              -0.961280
                               // W0422 2048 = +0.272621
      0010001100 1000010011
                                                              -0.962121
     0010001010_1000010011
0010001001_1000010011
0010000111_1000010010
                               // W0423 2048 = +0.269668
                                                              -0.962953
                               // W0424_2048 = +0.266713
                                                              -0.963776
                               // W0425 2048 = +0.263755
                                                              -0.964590
      0010000110_1000010010
                               // W0426 2048 = +0.260794
35
                                                              -0.965394
                               // W0427 2048 = +0.257831
      0010000100 1000010001
                                                              -0.966190
      0010000010 1000010001
                               // W0428 2048 = +0.254866
                                                              -0.966976
      0010000001_1000010001
                               // W0429 2048 = +0.251898
                                                              -0.967754
      0001111111_1000010000
                               // W0430_2048 = +0.248928
                                                              -0.968522
      0001111110_1000010000
40
                               // W0431 2048 = +0.245955
                                                              -0.969281
      0001111100 1000001111
                               // W0432 2048 = +0.242980
                                                              -0.970031
      0001111011 1000001111
                               // W0433 2048 = +0.240003
                                                              -0.970772
                               // W0434 2048 = +0.237024
      0001111001 1000001111
                                                              -0.971504
      0001111000_1000001110
                               // W0435_2048 = +0.234042
                                                              -0.972226
45
      0001110110_1000001110
                               // W0436_2048 = +0.231058
                                                              -0.972940
      0001110101 1000001101
                               // W0437 2048 = +0.228072
                                                              -0.973644
      0001110011 1000001101
                               // W0438 2048 = +0.225084
                                                              -0.974339
      0001110010 1000001101
                               // W0439 2048 = +0.222094
                                                              -0.975025
      0001110000 1000001100
                               // W0440 2048 = +0.219101
                                                              -0.975702
      0001101111 1000001100
50
                               // W0441 2048 = +0.216107
                                                              -0.976370
      0001101101 1000001100
                               // W0442 2048 = +0.213110
                                                              -0.977028
      0001101100 1000001011
                               // W0443 2048 = +0.210112
                                                              -0.977677
      0001101010_1000001011
                               // W0444_2048 = +0.207111
                                                              -0.978317
      0001101001_1000001011
                               // W0445_2048 = +0.204109
                                                              -0.978948
55
      0001100111 1000001010
                               // W0446 2048 = +0.201105
                                                              -0.979570
      0001100101 1000001010
                               // W0447 2048 = +0.198098
                                                              -0.980182
```

```
-0.980785
     0001100100_1000001010
                                 // W0448 2048 = +0.195090
                                                                  -0.981379
     0001100010 1000001010
                                 // W0449 2048 = +0.192080
                                 // \text{ W0450}^{-}2048 = +0.189069
                                                                  -0.981964
     0001100001_1000001001
     0001011111 1000001001 // W0451 2048 = +0.186055
0001011110 1000001001 // W0452 2048 = +0.183040
                                                                  -0.982539
                                                                  -0.983105
5
                                 // W0453_2048 = +0.180023
                                                                  -0.983662
      0001011100_1000001000
                                                                  -0.984210
                                 // W0454_2048 = +0.177004
      0001011011_1000001000
                                 // \text{ W0455}^- 2048 = +0.173984
                                                                  -0.984749
      0001011001 1000001000
                                                                  -0.985278
      0001011000_1000001000
0001010110_1000000111
                                 // W0456 2048 = +0.170962
                                 // W0457_2048 = +0.167938
// W0458_2048 = +0.164913
                                                                  -0.985798
10
                                                                  -0.986308
      0001010100_1000000111
                                 // VV0459_2048 = +0.161886
                                                                  -0.986809
      0001010011 1000000111
                                 // W0460 2048 = +0.158858
                                                                  -0.987301
      0001010001_1000000111
      0001010000_1000000110
0001001110_1000000110
                                                                  -0.987784
                                 // W0461 2048 = +0.155828
                                 // W0462^{2}048 = +0.152797
                                                                  -0.988258
15
                                 // W0463_2048 = +0.149765
// W0464_2048 = +0.146730
                                                                  -0.988722
      0001001101_1000000110
                                                                  -0.989177
      0001001011 1000000110
                                  // W0465_2048 = +0.143695
                                                                  -0.989622
      0001001010 1000000101
                                                                  -0.990058
                                  // W0466 2048 = +0.140658
      0001001000 1000000101
      0001000110_1000000101
                                                                  -0.990485
                                  // W0467 2048 = +0.137620
20
                                  // \text{ W0468}^{-}2048 = +0.134581
                                                                  -0.990903
      0001000101_1000000101
                                  // W0469_2048 = +0.131540
                                                                  -0.991311
      0001000011_1000000100
                                  // W0470_2048 = +0.128498
                                                                   -0.991710
      0001000010 1000000100
                                  // VV0471_2048 = +0.125455
                                                                   -0.992099
      0001000000 1000000100
                                                                   -0.992480
      0000111111_100000100
0000111101_100000100
                                  // W0472 2048 = +0.122411
25
                                                                   -0.992850
                                  // W0473 2048 = +0.119365
                                  // \text{W0474}^2 2048 = +0.116319
                                                                   -0.993212
      0000111100_1000000011
                                  // W0475_2048 = +0.113271
                                                                   -0.993564
      0000111010_1000000011
                                                                   -0.993907
       0000111000 1000000011
                                  // W0476_2048 = +0.110222
       0000110111_1000000011
0000110101_100000011
0000110100_1000000011
                                                                   -0.994240
                                  // W0477^{-}2048 = +0.107172
30
                                                                   -0.994565
                                  // W0478 2048 = +0.104122
                                  // W0479^{2}048 = +0.101070
                                                                   -0.994879
                                  // W0480^{-}2048 = +0.098017
                                                                   -0.995185
       0000110010_1000000010
                                  // W0481_2048 = +0.094963
// W0482_2048 = +0.091909
                                                                   -0.995481
       0000110001_1000000010
                                                                   -0.995767
       0000101111 1000000010
 35
                                  // W0483^{-}2048 = +0.088854
                                                                   -0.996045
       0000101101 1000000010
       0000101100_1000000010
0000101010_1000000010
                                  // W0484 2048 = +0.085797
                                                                   -0.996313
                                                                   -0.996571
                                  // W0485 2048 = +0.082740
                                  // W0486_2048 = +0.079682
// W0487_2048 = +0.076624
                                                                   -0.996820
       0000101001_1000000010
                                                                   -0.997060
       0000100111 1000000010
 40
                                   // W0488_2048 = +0.073565
                                                                   -0.997290
       0000100110 1000000001
                                                                   -0.997511
                                   // W0489^{-}2048 = +0.070505
       -0.997723
                                   // W0490 2048 = +0.067444
                                                                    -0.997925
                                   // W0491 2048 = +0.064383
       0000100001_1000000001
                                   // W0492_2048 = +0.061321
                                                                    -0.998118
       0000011111 1000000001
 45
                                   // \text{ W0493}_2048 = +0.058258
                                                                    -0.998302
       0000011110_1000000001
                                                                    -0.998476
                                   // W0494 2048 = +0.055195
       0000011100_1000000001
       0000011011_100000001
0000011001_100000001
                                   // W0495 2048 = +0.052132
                                                                    -0.998640
                                   // \text{ W0496}^2 2048 = +0.049068
                                                                    -0.998795
                                   // W0497_2048 = +0.046003
                                                                    -0.998941
        0000011000 1000000001
 50
                                                                    -0.999078
                                   // W0498 2048 = +0.042938
        0000010110 1000000000
                                   // W0499^{-}2048 = +0.039873
                                                                    -0.999205
        // W0500 2048 = +0.036807
                                                                    -0.999322
                                   // W0501_2048 = +0.033741
// W0502_2048 = +0.030675
                                                                    -0.999431
        0000010001_1000000000
                                                                    -0.999529
        0000010000 1000000000
  55
        0000001110_1000000000 // W0503_2048 = +0.027608
                                                                    -0.999619
```

```
0000001101 1000000000
                              // W0504 2048 = +0.024541
                                                           -0.999699
     // W0505 2048 = +0.021474
                                                           -0.999769
                              // W0506_2048 = +0.018407
                                                            -0.999831
     0000001000 1000000000
                              // W0507 2048 = +0.015339
                                                            -0.999882
                              // W0508 2048 = +0.012272
 5
     0000000110 1000000000
                                                            -0.999925
     000000101_100000000
                              // W0509 2048 = +0.009204
                                                            -0.999958
     0000000011_1000000000
                              // W0510_2048 = +0.006136
                                                            -0.999981
     000000010_100000000
                              // W0511 2048 = +0.003068
                                                            -0.999995
     000000000 100000000
                              // W0512 2048 = +0.000000
                                                            -1.000000
10
     1111111110 1000000000
                              // W0513 2048 = -0.003068
                                                            -0.999995
     // W0514_2048 = -0.006136
                                                            -0.999981
                              // W0516_2048 = -0.012272
                                                            -0.999925
                              // W0518 2048 = -0.018407
                                                            -0.999831
                              // W0519 2048 = -0.021474
     1111110101 1000000000
                                                            -0.999769
15
     1111110011 1000000000
                              // W0520 2048 = -0.024541
                                                            -0.999699
     1111110000_1000000000
                              // W0522_2048 = -0.030675
                                                           -0.999529
     1111101101_1000000000 // W0524_2048 = -0.036807
                                                           -0.999322
     1111101100_1000000000
                              // W0525_2048 = -0.039873
                                                            -0.999205
     1111101010 1000000000
                              // W0526 2048 = -0.042938
                                                            -0.999078
20
     1111100111 1000000001
                              // \text{W0528}^- 2048 = -0.049068
                                                            -0.998795
     1111100100_1000000001
                              // W0530 2048 = -0.055195
                                                            -0.998476
     // W0531_2048 = -0.058258
                                                            -0.998302
                              // W0532_2048 = -0.061321
                                                            -0.998118
                              // W0534 2048 = -0.067444
                                                            -0.997723
25
     1111011010 1000000001
                              // W0536 2048 = -0.073565
                                                            -0.997290
                              // W0537_2048 = -0.076624
     1111011001 1000000010
                                                            -0.997060
                              // W0538 2048 = -0.079682
     1111010111_1000000010
                                                            -0.996820
     1111010100 1000000010
                              // W0540_2048 = -0.085797
                                                           -0.996313
     1111010001_1000000010
                              // W0542_2048 = -0.091909
                                                            -0.995767
30
     1111001111 1000000010
                              // W0543 2048 = -0.094963
                                                            -0.995481
     1111001110 1000000010
                              // W0544 2048 = -0.098017
                                                            -0.995185
                              // W0546 2048 = -0.104122
     1111001011 1000000011
                                                            -0.994565
     1111001000 1000000011
                              // W0548 2048 = -0.110222
                                                            -0.993907
     1111000110 1000000011
                              // W0549_2048 = -0.113271
                                                            -0.993564
     1111000100_1000000011
1111000001_1000000100
35
                              // W0550 2048 = -0.116319
                                                            -0.993212
                              // W0552 2048 = -0.122411
                                                            -0.992480
     1110111110 1000000100
                              // W0554 2048 = -0.128498
                                                            -0.991710
     1110111101 1000000100
                              // \text{W0555}^{2048} = -0.131540
                                                            -0.991311
     1110111011_1000000101
                              // W0556 2048 = -0.134581
                                                            -0.990903
40
     1110111000 1000000101
                              // W0558 2048 = -0.140658
                                                            -0.990058
      1110110101_1000000110
                              // W0560 2048 = -0.146730
                                                            -0.989177
     1110110011 1000000110
                              // W0561 2048 = -0.149765
                                                            -0.988722
     1110110010 1000000110
                              // W0562^{-}2048 = -0.152797
                                                            -0.988258
     1110101111 1000000111
                              // W0564^{-}2048 = -0.158858
                                                            -0.987301
     1110101100_1000000111
45
                              // W0566_2048 = -0.164913
                                                            -0.986308
      1110101010_1000000111
                              // W0567_2048 = -0.167938
                                                            -0.985798
     1110101000 1000001000
                              // W0568 2048 = -0.170962
                                                            -0.985278
     1110100101 1000001000
                              // W0570 2048 = -0.177004
                                                            -0.984210
     1110100010 1000001001
                              // W0572 2048 = -0.183040
                                                            -0.983105
     1110100001_1000001001
50
                              // W0573 2048 = -0.186055
                                                            -0.982539
     1110011111_1000001001
                              // W0574_2048 = -0.189069
                                                            -0.981964
     1110011100 1000001010
                              // W0576 2048 = -0.195090
                                                            -0.980785
     1110011001 1000001010
                              // W0578 2048 = -0.201105
                                                            -0.979570
     1110010111_1000001011
1110010110_100001011
                              // W0579^{-}2048 = -0.204109
                                                            -0.978948
55
                              // W0580_2048 = -0.207111
                                                            -0.978317
     1110010011 1000001100
                              // W0582 2048 = -0.213110
                                                            -0.977028
```

```
// W0584_2048 = -0.219101
                                                               -0.975702
     1110010000 1000001100
     1110001110_1000001101
                                // W0585 2048 = -0.222094
                                                               -0.975025
     1110001101_1000001101
                                // W0586 2048 = -0.225084
                                                               -0.974339
                                // \text{ VV0588} = -0.231058
                                                               -0.972940
     1110001010_1000001110
                                // W0590_2048 = -0.237024
                                                               -0.971504
     1110000111 1000001111
5
     1110000101_1000001111
1110000100_1000001111
1110000001_1000010000
                                // W0591 2048 = -0.240003
                                                               -0.970772
                                                               -0.970031
                                // W0592 2048 = -0.242980
                                // VV0594^{-}2048 = -0.248928
                                                                -0.968522
                                // W0596_2048 = -0.254866
// W0597_2048 = -0.257831
                                                                -0.966976
     1101111110_1000010001
     1101111100 1000010001
                                                                -0.966190
10
      1101111010 1000010010 // W0598 2048 = -0.260794
                                                                -0.965394
      1101110111_1000010011
1101110100_1000010011
                                                                -0.963776
                                // W0600 2048 = -0.266713
                                // W0602_2048 = -0.272621
// W0603_2048 = -0.275572
                                                                -0.962121
                                                                -0.961280
      1101110011_1000010100
                                // W0604_2048 = -0.278520
                                                                -0.960431
      1101110001_1000010100
15
                                // W0606 2048 = -0.284408
                                                                -0.958703
      1101101110 1000010101
      1101101011_1000010110
1101101010_1000010111
                                                                -0.956940
                                // W0608 2048 = -0.290285
                                // W0609^{2}048 = -0.293219
                                                                -0.956045
                                // W0610_2048 = -0.296151
// W0612_2048 = -0.302006
                                                                -0.955141
      1101101000_1000010111
                                                                -0.953306
      1101100101 1000011000
20 -
                                                                -0.951435
                                // W0614_2048 = -0.307850
      1101100010 1000011001
      1101100001_1000011001
                                // W0615 2048 = -0.310767
                                                                -0.950486
      1101011111 1000011010
1101011100 1000011011
                                                                -0.949528
                                // W0616 2048 = -0.313682
                                                                -0.947586
                                // W0618 2048 = -0.319502
                                 // W0620^{-}2048 = -0.325310
                                                                -0.945607
      1101011001 1000011100
25
                                                                -0.944605
                                 // W0621_2048 = -0.328210
      1101011000 1000011100
                                 // W0622_2048 = -0.331106
                                                                -0.943593
      1101010110 1000011101
                                 // W0624 2048 = -0.336890
                                                                -0.941544
      1101010100 1000011110
      -0.939459
                                 // W0626 2048 = -0.342661
                                 // W0627^{-}2048 = -0.345541
                                                                 -0.938404
30
                                 // W0628_2048 = -0.348419
                                                                 -0.937339
       1101001110_1000100000
                                                                 -0.935184
                                 // VV0630_2048 = -0.354164
       1101001011 1000100001
                                                                 -0.932993
       1101001000 1000100010
                                 // W0632 2048 = -0.359895
      // W0633 2048 = -0.362756
                                                                 -0.931884
                                                                 -0.930767
                                 // W0634 2048 = -0.365613
 35
                                 // W0636^{-}2048 = -0.371317
                                                                 -0.928506
                                 // W0638_2048 = -0.377007
                                                                 -0.926210
       1100111111_1000100110
                                                                 -0.925049
                                 // W0639^{\circ}2048 = -0.379847
       1100111110 1000100110
                                 // W0640^{-}2048 = -0.382683
                                                                 -0.923880
       1100111100 1000100111
       1100111001_1000101000
1100110110_1000101001
1100110101_1000101010
                                                                 -0.921514
                                 // W0642 2048 = -0.388345
 40
                                                                 -0.919114
                                 // W0644 2048 = -0.393992
                                 // W0645 2048 = -0.396810
                                                                 -0.917901
                                 // W0646_2048 = -0.399624
                                                                 -0.916679
       1100110011 1000101011
                                                                 -0.914210
                                 // W0648_2048 = -0.405241
       1100110001 1000101100
                                                                 -0.911706
                                 // W0650 2048 = -0.410843
       1100101110 1000101101
 45
       1100101100_1000101110
                                                                 -0.910441
                                  // W0651 2048 = -0.413638
                                  // W0652^{-}2048 = -0.416430
                                                                 -0.909168
       1100101011_1000101111
                                  // W0654 2048 = -0.422000
                                                                 -0.906596
       1100101000 1000110000
                                  // \text{ W0656}^- 2048 = -0.427555
                                                                 -0.903989
       1100100101_1000110001
                                                                 -0.902673
       // W0657 2048 = -0.430326
 50
                                                                 -0.901349
                                  // W0658 2048 = -0.433094
                                  // W0660_2048 = -0.438616
                                                                 -0.898674
       1100011111 1000110100
                                  // W0662_2048 = -0.444122
                                                                 -0.895966
       1100011101 1000110101
                                  // W0663_2048 = -0.446869
                                                                 -0.894599
       1100011011_1000110110
       1100011010_1000110111
                                                                  -0.893224
                                  // W0664 2048 = -0.449611
 55
                                                                  -0.890449
                                  // \text{ W0666}^-2048 = -0.455084
        1100010111 1000111000
```

```
1100010100 1000111010
                                 // W0668 2048 = -0.460539
                                                                   -0.887640
      1100010011_1000111010
                                  // W0669 2048 = -0.463260
                                                                   -0.886223
      1100010001_1000111011
1100001111_1000111100
1100001100_1000111110
                                  // W0670 2048 = -0.465976
                                                                   -0.884797
                                  // W0672_2048 = -0.471397
                                                                   -0.881921
                                  // W0674^2048 = -0.476799
                                                                   -0.879012
5
                                  // W0675^{-}2048 = -0.479494
      1100001010 1000111111
                                                                   -0.877545
      1100001001_1000111111
                                  // W0676 2048 = -0.482184
                                                                   -0.876070
      1100000110_1001000001
1100000100_1001000011
1100000010_1001000011
                                  // W0678 2048 = -0.487550
                                                                   -0.873095
                                  // W0680_2048 = -0.492898
                                                                   -0.870087
                                  // W0681_2048 = -0.495565
                                                                   -0.868571
10
      1100000001_1001000100
                                  // W0682 2048 = -0.498228
                                                                   -0.867046
      1011111110 1001000110
                                  // W0684 2048 = -0.503538
                                                                   -0.863973
      1011111011_1001000111
1011111010_1001001000
1011111001_1001001001
                                  // W0686_2048 = -0.508830
// W0687_2048 = -0.511469
                                                                   -0.860867
                                                                   -0.859302
                                  // W0688_2048 = -0.514103
                                                                   -0.857729
15
                                 // W0690 2048 = -0.519356
      1011110110 1001001010
                                                                   -0.854558
                                  // W0692 2048 = -0.524590
      1011110011 1001001100
                                                                   -0.851355
      1011110010 1001001101
                                  // W0693^{2}048 = -0.527199
                                                                   -0.849742
      1011110001_1001001110
1011101110_1001001111
                                  // W0694 2048 = -0.529804
                                                                   -0.848120
                                  // W0696_2048 = -0.534998
                                                                   -0.844854
20
      1011101011 1001010001
                                  // W0698_2048 = -0.540171
                                                                   -0.841555
      1011101010 1001010010
                                  // W0699 2048 = -0.542751
                                                                   -0.839894
      1011101001 1001010011
                                  // W0700 2048 = -0.545325
                                                                   -0.838225
      1011100110 1001010101
                                  // W0702^{2}048 = -0.550458
                                                                   -0.834863
      1011100100_1001010110
1011100010_1001010111
                                  // W0704_2048 = -0.555570
// W0705_2048 = -0.558119
                                                                   -0.831470
25
                                                                   -0.829761
      1011100001 1001011000
                                  // W0706_2048 = -0.560662
                                                                   -0.828045
       1011011110 1001011010
                                  // W0708 2048 = -0.565732
                                                                   -0.824589
                                  // W0710 2048 = -0.570781
                                                                   -0.821103
       1011011100 1001011100
       1011011010_1001011100
                                  // W0711 2048 = -0.573297
                                                                   -0.819348
30
       1011011001_1001011101
1011010111_1001011111
                                  // W0712^{-2048} = -0.575808
                                                                   -0.817585
                                  // W0714_2048 = -0.580814
                                                                   -0.814036
       1011010100_1001100001
                                   // W0716_2048 = -0.585798
                                                                   -0.810457
       1011010011 1001100010
                                  // W0717 2048 = -0.588282
                                                                   -0.808656
       1011010010_1001100011
                                   // W0718 2048 = -0.590760
                                                                    -0.806848
35
      // W0720 2048 = -0.595699
                                                                    -0.803208
                                   // W0722^{-}2048 = -0.600616
                                                                    -0.799537
                                   // W0723_2048 = -0.603067
// W0724_2048 = -0.605511
                                                                    -0.797691
                                                                    -0.795837
                                   // W0726^{-}2048 = -0.610383
                                                                    -0.792107
       1011000111 1001101010
40
                                   // W0728 2048 = -0.615232
                                                                    -0.788346
       1011000101 1001101100
       1011000100 1001101101
                                   // W0729^{-}2048 = -0.617647
                                                                    -0.786455
       1011000011_1001101110
                                   // W0730_2048 = -0.620057
// W0732_2048 = -0.624859
                                                                    -0.784557
                                                                    -0.780737
       1011000000_1001110000
       1010111110 1001110010
                                   // W0734 2048 = -0.629638
                                                                    -0.776888
45
                                   // W0735 2048 = -0.632019
                                                                    -0.774953
       1010111100 1001110011
       1010111011_1001110100
1010111001_1001110110
1010110110_1001111000
                                   // VV0736^{-}2048 = -0.634393
                                                                    -0.773010
                                   // W0738^{-}2048 = -0.639124
                                                                    -0.769103
                                   // W0740 2048 = -0.643832
                                                                    -0.765167
       1010110101 1001111001
                                   // W0741 2048 = -0.646176
                                                                    -0.763188
50
                                   // W0742 2048 = -0.648514
                                                                    -0.761202
       1010110100 1001111010
                                   // W0744_2048 = -0.653173
                                                                    -0.757209
       1010110010 1001111100
       1010101111_1001111110
                                   // W0746 2048 = -0.657807
                                                                    -0.753187
                                   // W0747_2048 = -0.660114
       1010101110_1001111111
                                                                    -0.751165
       1010101101 1010000000
                                  // W0748_2048 = -0.662416
                                                                    -0.749136
 55
       1010101010_1010000011
                                  // W0750_2048 = -0.667000
                                                                    -0.745058
```

```
-0.740951
     1010101000_1010000101
                                 // W0752 2048 = -0.671559
                                 // \text{ W0753}^- 2048 = -0.673829
                                                                 -0.738887
      1010100111_1010000110
      1010100110_1010000111
                                                                 -0.736817
                                 // W0754 2048 = -0.676093
                                                                 -0.732654
     1010100100_1010001001
                                 // W0756 2048 = -0.680601
                                 // W0758_2048 = -0.685084
// W0759_2048 = -0.687315
                                                                 -0.728464
      1010100001_1010001011
5
                                                                 -0.726359
      1010100000 1010001100
      1010011111_1010001101
1010011101_1010001111
1010011010_1010010010
                                 // W0760_2048 = -0.689541
                                                                 -0.724247
                                                                  -0.720003
                                 // W0762 2048 = -0.693971
                                                                  -0.715731
                                 // W0764^2048 = -0.698376
                                 // W0765_2048 = -0.700569
                                                                  -0.713585
      1010011001_1010010011
10
                                                                  -0.711432
      1010011000_1010010100
                                 // W0766_2048 = -0.702755
                                                                  -0.707107
                                 // \text{ W0768} 2048 = -0.707107
      1010010110 1010010110
                                 // W0770^{-}2048 = -0.711432
                                                                  -0.702755
      // W0771 2048 = -0.713585
                                                                  -0.700569
                                  // W0772_2048 = -0.715731
                                                                  -0.698376
      1010010010_1010011010
15
                                 // W0774_2048 = -0.720003
                                                                  -0.693971
      1010001111 1010011101
                                  // W0776_2048 = -0.724247
                                                                  -0.689541
      1010001101 1010011111
                                                                  -0.687315
      1010001100_1010100000
1010001011_1010100001
                                  // W0777^{-}2048 = -0.726359
                                  // W0778^{-}2048 = -0.728464
                                                                  -0.685084
                                                                  -0.680601
                                  // W0780 2048 = -0.732654
      1010001001_1010100100
20
                                  // W0782_2048 = -0.736817
// W0783_2048 = -0.738887
                                                                  -0.676093
      1010000111 1010100110
                                                                  -0.673829
      1010000110 1010100111
                                  // W0784 2048 = -0.740951
                                                                  -0.671559
      1010000101_1010101000
                                                                   -0.667000
      1010000011 1010101010
                                  // W0786 2048 = -0.745058
      1010000000 1010101101
                                  // W0788^{-}2048 = -0.749136
                                                                   -0.662416
25
                                  // W0789 2048 = -0.751165
                                                                   -0.660114
       1001111111_10101011110
                                  // VV0790_2048 = -0.753187
                                                                   -0.657807
       1001111110 1010101111
                                  // W0792_2048 = -0.757209
                                                                   -0.653173
       1001111100 1010110010
                                  //.W0794_2048 = -0.761202
                                                                   -0.648514
       1001111010_1010110100
                                                                   -0.646176
       1001111001_1010110101
1001111000_1010110110
                                  // W0795 2048 = -0.763188
30
                                                                   -0.643832
                                  // W0796 2048 = -0.765167
                                                                   -0.639124
                                  // W0798 2048 = -0.769103
       1001110110_1010111001
                                  // W0800_2048 = -0.773010
                                                                   -0.634393
       1001110100_1010111011
                                                                   -0.632019
                                  // W0801_2048 = -0.774953
       1001110011 1010111100
                                                                   -0.629638
                                  // W0802 2048 = -0.776888
       1001110010 1010111110
 35
                                                                   -0.624859
       1001110000 1011000000
1001101110 1011000011
                                  // W0804 2048 = -0.780737
                                                                   -0.620057
                                   // W0806 2048 = -0.784557
                                   // W0807_2048 = -0.786455
// W0808_2048 = -0.788346
                                                                   -0.617647
       1001101101_1011000100
                                                                   -0.615232
       1001101100 1011000101
                                   // \text{ W0810} = -0.792107
                                                                   -0.610383
       1001101010 1011000111
 40
                                                                   -0.605511
                                   // W0812 2048 = -0.795837
       1001101001_1011001010
1001101000_1011001011
                                                                   -0.603067
                                   // W0813 2048 = -0.797691
                                   // \text{ W0814}^- 2048 = -0.799537
                                                                   -0.600616
        1001100111_1011001100
                                   // W0816 2048 = -0.803208
                                                                   -0.595699
        1001100101 1011001111
                                                                    -0.590760
        1001100011 1011010010
                                   // W0818_2048 = -0.806848
 45
        1001100010_1011010011 // W0819_2048 = -0.808656
                                                                    -0.588282
                                   // W0820^{-}2048 = -0.810457
                                                                    -0.585798
        1001100001_1011010100
                                   // W0822_2048 = -0.814036
// W0824_2048 = -0.817585
                                                                    -0.580814
        1001011111_1011010111
                                                                    -0.575808
        1001011101 1011011001
                                   // W0825_2048 = -0.819348
                                                                    -0.573297
        1001011100 1011011010
  50
                                                                    -0.570781
                                   // W0826 2048 = -0.821103
        1001011100_1011011100
1001011010_1011011110
                                                                    -0.565732
                                   // \text{ W0828 2048} = -0.824589
                                   // W0830_2048 = -0.828045
// W0831_2048 = -0.829761
                                                                    -0.560662
        1001011000_1011100001
                                                                    -0.558119
        1001010111 1011100010
                                                                    -0.555570
        1001010110_1011100100
                                   // W0832 2048 = -0.831470
  55
                                   // W0834^{-}2048 = -0.834863
                                                                    -0.550458
        1001010101 1011100110
```

```
1001010011 1011101001
                               // W0836 2048 = -0.838225
                                                              -0.545325
                               // W0837_2048 = -0.839894
// W0838_2048 = -0.841555
      1001010010_1011101010
                                                              -0.542751
     1001010001_1011101011
                                                              -0.540171
     1001001111_1011101110
                               // W0840 2048 = -0.844854
                                                              -0.534998
     1001001110 1011110001
                               // W0842 2048 = -0.848120
5
                                                              -0.529804
      1001001101 1011110010
                               // W0843 2048 = -0.849742
                                                              -0.527199
      1001001100 1011110011
                               // W0844 2048 = -0.851355
                                                              -0.524590
      1001001010_1011110110
                               // W0846_2048 = -0.854558
                                                              -0.519356
      1001001001 1011111001
                               // W0848 2048 = -0.857729
                                                              -0.514103
10
      1001001000 1011111010
                               // W0849 2048 = -0.859302
                                                              -0.511469
      1001000111_1011111011
                               // W0850 2048 = -0.860867
                                                              -0.508830
     1001000110_1011111110
1001000100_1100000001
                               // W0852_2048 = -0.863973
// W0854_2048 = -0.867046
                                                              -0.503538
                                                              -0.498228
      1001000011 1100000010
                               // W0855 2048 = -0.868571
                                                              -0.495565
      1001000011 1100000100
15
                               // W0856 2048 = -0.870087
                                                              -0.492898
      1001000001 1100000110
                               // W0858 2048 = -0.873095
                                                              -0.487550
      1000111111_1100001001
1000111111_1100001010
                               // W0860_2048 = -0.876070
                                                              -0.482184
                               // W0861_2048 = -0.877545
                                                              -0.479494
      1000111110_1100001100
                               // W0862 2048 = -0.879012
                                                              -0.476799
20
      1000111100 1100001111
                               // W0864 2048 = -0.881921
                                                              -0.471397
                               // W0866<sup>2048</sup> = -0.884797
      1000111011 1100010001
                                                              -0.465976
      1000111010_1100010011  // W0867_2048 = -0.886223
1000111010_1100010100  // W0868_2048 = -0.887640
                                                              -0.463260
                                                              -0.460539
      1000111000_1100010111
                               // W0870_2048 = -0.890449
                                                              -0.455084
      1000110111 1100011010
25
                               // W0872 2048 = -0.893224
                                                              -0.449611
      1000110110 1100011011
                               // W0873 2048 = -0.894599
                                                              -0.446869
      1000110101 1100011101
                               // W0874 2048 = -0.895966
                                                              -0.444122
      // W0876 2048 = -0.898674
                                                              -0.438616
                               // W0878_2048 = -0.901349
                                                              -0.433094
      1000110010_1100100100
30
                               // W0879 2048 = -0.902673
                                                              -0.430326
      1000110001 1100100101
                               // W0880 2048 = -0.903989
                                                              -0.427555
      1000110000 1100101000
                               // W0882 2048 = -0.906596
                                                              -0.422000
      1000101111_1100101011
                               // W0884 2048 = -0.909168
                                                              -0.416430
      // W0885_2048 = -0.910441
                                                              -0.413638
                               // W0886 2048 = -0.911706
35
                                                              -0.410843
                               // W0888 2048 = -0.914210
                                                              -0.405241
      1000101011 1100110011
                               // W0890 2048 = -0.916679
                                                              -0.399624
      1000101010 1100110101
                               // W0891 2048 = -0.917901
                                                              -0.396810
      1000101001_1100110110
                               // W0892 2048 = -0.919114
                                                              -0.393992
      1000101000_1100111001
                               // W0894_2048 = -0.921514
40
                                                              -0.388345
      1000100111_1100111100
                               // W0896 2048 = -0.923880
                                                              -0.382683
      1000100110 1100111110
                               // W0897 2048 = -0.925049
                                                              -0.379847
      1000100110 1100111111
                               // W0898 2048 = -0.926210
                                                              -0.377007
      // W0900<sup>2</sup>048 = -0.928506
                                                              -0.371317
                               // W0902_2048 = -0.930767
45
                                                              -0.365613
                               // W0903_2048 = -0.931884
                                                              -0.362756
      1000100010 1101001000
                               // W0904 2048 = -0.932993
                                                              -0.359895
      1000100001 1101001011
                               // W0906 2048 = -0.935184
                                                              -0.354164
      1000100000 1101001110
                               // W0908<sup>2</sup>048 = -0.937339
                                                              -0.348419
      1000100000_1101001111
                               // W0909<sup>2</sup>048 = -0.938404
50
                                                              -0.345541
                               // W0910 2048 = -0.939459
      1000011111 1101010001
                                                              -0.342661
      1000011110 1101010100
                               // W0912 2048 = -0.941544
                                                              -0.336890
      1000011101 1101010110
                               // W0914 2048 = -0.943593
                                                              -0.331106
      1000011100_1101011000
                               // W0915_2048 = -0.944605
                                                              -0.328210
                               // W0916_2048 = -0.945607
55
      1000011100_1101011001
                                                              -0.325310
      1000011011 1101011100 // W0918 2048 = -0.947586
                                                              -0.319502
```

```
-0.313682
      1000011010_1101011111
                                 // W0920 2048 = -0.949528
                                                                  -0.310767
                                 // W0921_2048 = -0.950486
      1000011001 1101100001
                                                                  -0.307850
                                 // W0922 2048 = -0.951435
      1000011001 1101100010
                                                                  -0.302006
      1000011000_1101100101
1000010111_1101101000
                                 // W0924 2048 = -0.953306
                                                                  -0.296151
                                 // W0926 2048 = -0.955141
5
                                 // W0927_2048 = -0.956045
// W0928_2048 = -0.956940
                                                                  -0.293219
      1000010111 1101101010
                                                                  -0.290285
      1000010110 1101101011
      1000010101_1101101110 . // W0930_2048 = -0.958703
                                                                  -0.284408
                                                                  -0.278520
      1000010100_1101110001
1000010100_1101110011
                                 // W0932 2048 = -0.960431
                                 // W0933^{2}048 = -0.961280
                                                                  -0.275572
10
                                 // W0934_2048 = -0.962121
                                                                  -0.272621
      1000010011_1101110100
                                                                   -0.266713
                                 // W0936_2048 = -0.963776
      1000010011 1101110111
                                 // W0938 2048 = -0.965394
                                                                   -0.260794
      1000010010 1101111010
                                                                   -0.257831
      1000010001_1101111100
1000010001_1101111110
                                 // W0939 2048 = -0.966190
                                  // W0940 2048 = -0.966976
                                                                   -0.254866
15
                                  // W0942_2048 = -0.968522
// W0944_2048 = -0.970031
                                                                   -0.248928
      1000010000_1110000001
                                                                   -0.242980
      1000001111 1110000100
                                  // W0945_2048 = -0.970772
      1000001111_1110000101
1000001111_1110000111
1000001110_1110001010
                                                                   -0.240003
                                                                   -0.237024
                                  // W0946 2048 = -0.971504
                                                                   -0.231058
                                  // \text{ W0948}^{2048} = -0.972940
20
                                  // W0950^{-}2048 = -0.974339
                                                                   -0.225084
       1000001101_1110001101
                                  // W0951_2048 = -0.975025
                                                                   -0.222094
       1000001101_1110001110
                                                                   -0.219101
                                  // W0952_2048 = -0.975702
       1000001100 1110010000
                                  // \text{ W0954} = -0.977028
                                                                   -0.213110
       1000001100_1110010011
       -0.207111
                                  // W0956 2048 = -0.978317
25
                                                                   -0.204109
                                  // W0957 2048 = -0.978948
                                  // W0958 2048 = -0.979570
                                                                   -0.201105
                                  // W0960_2048 = -0.980785
                                                                   -0.195090
       1000001010_1110011100
                                                                   -0.189069
                                  // W0962_2048 = -0.981964
       1000001001 1110011111
       1000001001_1110100001
1000001001_1110100010
1000001000_1110100101
                                  // \text{ W0963} 2048 = -0.982539
                                                                   -0.186055
30
                                                                   -0.183040
                                  // W0964^{-} 2048 = -0.983105
                                                                   -0.177004
                                   // W0966^{-}2048 = -0.984210
                                                                    -0.170962
                                   // W0968 2048 = -0.985278
       1000001000_1110101000
                                   // W0969_2048 = -0.985798
                                                                    -0.167938
       1000000111 1110101010
                                                                    -0.164913
       1000000111 1110101100
                                   // W0970_2048 = -0.986308
 35
                                   // W0972_2048 = -0.987301
                                                                    -0.158858
       1000000111_1110101111
                                                                    -0.152797
       1000000110_1110110010
1000000110_1110110011
                                   // W0974 2048 = -0.988258
                                                                    -0.149765
                                   // W0975 2048 = -0.988722
                                   // W0976 2048 = -0.989177
                                                                    -0.146730
       1000000110 1110110101
                                   // W0978^{-}2048 = -0.990058
                                                                    -0.140658
       1000000101 1110111000
 40
                                                                    -0.134581
                                   // W0980 2048 = -0.990903
       1000000101 1110111011
                                                                    -0.131540
       1000000100_1110111101
1000000100_1110111110
                                   // W0981 2048 = -0.991311
                                                                    -0.128498
                                   // W0982 2048 = -0.991710
                                   // W0984^2048 = -0.992480
                                                                    -0.122411
        1000000100_1111000001
                                   // W0986_2048 = -0.993212
                                                                    -0.116319
        1000000011 1111000100
 45
                                                                    -0.113271
                                   // W0987_2048 = -0.993564
        1000000011 1111000110
                                   // W0988^{-}2048 = -0.993907
                                                                    -0.110222
        1000000011 1111001000
                                                                    -0.104122
        1000000011_1111001011
                                   // W0990 2048 = -0.994565
                                   // W0992_2048 = -0.995185
// W0993_2048 = -0.995481
                                                                     -0.098017
        1000000010_1111001110
                                                                     -0.094963
        1000000010_1111001111
  50
                                                                     -0.091909
                                    // W0994^-2048 = -0.995767
        1000000010_1111010001
                                                                     -0.085797
        1000000010_1111010100
1000000010_1111010111
                                   // W0996 2048 = -0.996313
                                                                     -0.079682
                                    // W0998^2048 = -0.996820
                                   // W0999_2048 = -0.997060
// W1000_2048 = -0.997290
                                                                     -0.076624
        1000000010_1111011001
                                                                     -0.073565
        1000000001 1111011010
  55
                                                                     -0.067444
                                    // W1002^{-}2048 = -0.997723
        1000000001_1111011101
```

```
1000000001 1111100001
                                   // W1004_2048 = -0.998118
                                                                  -0.061321
       1000000001_1111100010
100000001_1111100100
                                   // W1005_2048 = -0.998302
                                                                  -0.058258
                                  // W1006<sup>2</sup>048 = -0.998476
                                                                   -0.055195
       1000000001 11111100111
                                  // W1008 2048 = -0.998795
                                                                   -0.049068
  5
       1000000000 1111101010
                                  // W1010_2048 = -0.999078
                                                                   -0.042938
       1000000000 11111101100
                                  // W1011 2048 = -0.999205
                                                                   -0.039873
       1000000000_1111101101
1000000000_1111110000
                                  // W1012 2048 = -0.999322
                                                                   -0.036807
                                  // W1014^{-}2048 = -0.999529
                                                                  -0.030675
       1000000000 1111110011
                                  // W1016<sup>2</sup>048 = -0.999699
                                                                  -0.024541
 10
                                  // W1017_2048 = -0.999769
// W1018_2048 = -0.999831
       1000000000 1111110101
                                                                  -0.021474
       1000000000 1111110111
                                                                  -0.018407
       100000000_1111111010
                                  // W1020^{-}2048 = -0.999925
                                                                  -0.012272
       1000000000_1111111101
                                  // W1022<sup>-</sup>2048 = -0.999981
                                                                  -0.006136
                                  // W1023_2048 = -0.999995
       1000000000 1111111110
                                                                  -0.003068
15
       100000000 0000000011
                                  // W1026_2048 = -0.999981
                                                                  +0.006136
       100000000 0000001000
                                  // W1029 2048 = -0.999882
                                                                  +0.015339
       100000000 0000001101
                                  // W1032<sup>2</sup>048 = -0.999699
                                                                  +0.024541
       1000000000_0000010001
                                  // W1035<sup>2</sup>048 = -0.999431
                                                                  +0.033741
       100000000 0000010110
                                  // W1038<sup>2</sup>048 = -0.999078
                                                                  +0.042938
20
       1000000001 0000011011
                                  // W1041_2048 = -0.998640
                                                                  +0.052132
       1000000001 0000011111
                                  // W1044_2048 = -0.998118
                                                                  +0.061321
       100000001 0000100100
                                  // W1047_2048 = -0.997511
                                                                  +0.070505
       1000000010_0000101001
                                  // W1050<sup>2</sup>048 = -0.996820
                                                                  +0.079682
       1000000010_0000101101
                                  // W1053 2048 = -0.996045
                                                                  +0.088854
25
      1000000010 0000110010
                                  // W1056<sup>2</sup>048 = -0.995185
                                                                  +0.098017
      1000000011 0000110111
                                  // W1059_2048 = -0.994240
                                                                  +0.107172
      1000000011_0000111100
                                  // W1062_2048 = -0.993212
                                                                  +0.116319
      1000000100 0001000000
                                  // W1065_2048 = -0.992099
                                                                  +0.125455
      1000000101_0001000101
1000000101_000100101
                                  // W1068<sup>2</sup>048 = -0.990903
                                                                  +0.134581
30
                                  // W1071^{-}2048 = -0.989622
                                                                  +0.143695
      1000000110 0001001110
                                  // W1074 2048 = -0.988258
                                                                  +0.152797
      1000000111 0001010011
                                  // W1077_2048 = -0.986809
                                                                  +0.161886
      1000001000 0001011000
                                  // W1080_2048 = -0.985278
                                                                  +0.170962
      1000001000_0001011100
1000001001_0001100001
                                  // W1083<sup>2</sup>048 = -0.983662
                                                                  +0.180023
35
                                  // W1086 2048 = -0.981964
                                                                  +0.189069
      1000001010 0001100101
                                  // W1089<sup>2</sup>048 = -0.980182
                                                                  +0.198098
      1000001011 0001101010
                                 // W1092<sup>2</sup>048 = -0.978317
                                                                  +0.207111
      1000001100 0001101111
                                 // W1095_2048 = -0.976370
                                                                  +0.216107
      1000001101 0001110011
                                  // W1098 2048 = -0.974339
                                                                  +0.225084
40
      1000001110_0001111000
                                 // W1101^{-}2048 = -0.972226
                                                                  +0.234042
      1000001111 0001111100
                                 // W1104<sup>2</sup>048 = -0.970031
                                                                  +0.242980
      1000010001 0010000001
                                 // W1107_2048 = -0.967754
// W1110_2048 = -0.965394
                                                                 +0.251898
      1000010010 0010000110
                                                                 +0.260794
      1000010011 0010001010
                                 // W1113_2048 = -0.962953
                                                                 +0.269668
45
      1000010100_0010001111
                                 // W1116 2048 = -0.960431
                                                                 +0.278520
      1000010110_0010010011
                                 // W1119 2048 = -0.957826
                                                                 +0.287347
                                 // W1122<sup>2</sup>048 = -0.955141
      1000010111 0010011000
                                                                 +0.296151
                                 // W1125 2048 = -0.952375
      1000011000 0010011100
                                                                 +0.304929
      1000011010 0010100001
                                 // W1128 2048 = -0.949528
                                                                 +0.313682
50
      1000011011_0010100101
                                 // W1131 2048 = -0.946601
                                                                 +0.322408
      1000011101 0010101010
                                 // W1134<sup>2</sup>048 = -0.943593
                                                                 +0.331106
      1000011110 0010101110
                                 // W1137_2048 = -0.940506
// W1140_2048 = -0.937339
                                                                 +0.339777
      1000100000 0010110010
                                                                 +0.348419
      1000100010 0010110111
                                 // W1143 2048 = -0.934093
                                                                 +0.357031
55
      1000100011_0010111011
                                 // W1146 2048 = -0.930767
                                                                 +0.365613
      1000100101_0011000000 // W1149_2048 = -0.927363
                                                                 +0.374164
```

```
1000100111 0011000100 // W1152 2048 = -0.923880
                                                            +0.382683
                                                            +0.391170
                              // W1155 2048 = -0.920318
     1000101001
                 0011001000
                              // W1158 2048 = -0.916679
                                                            +0.399624
     1000101011_0011001101
                                                            +0.408044
     1000101101 0011010001
                              // W1161 2048 = -0.912962
                              // W1164 2048 = -0.909168
                                                            +0.416430
     1000101111 0011010101
5
                                                            +0.424780
     1000110000 0011011001
                              // W1167 2048 = -0.905297
     1000110011_0011011110
                                                            +0.433094
                              // W1170 2048 = -0.901349
     1000110101_0011100010 // W1173_2048 = -0.897325
                                                            +0.441371
     1000110111 0011100110 // W1176_2048 = -0.893224
                                                            +0.449611
     1000111001 0011101010
                                                            +0.457813
                              // W1179 2048 = -0.889048
10
     1000111011 0011101111 // W1182 2048 = -0.884797
                                                            +0.465976
                              // W1185 2048 = -0.880471
                                                            +0.474100
     1000111101_0011110011
                              // W1188_2048 = -0.876070
     1000111111_0011110111
                                                            +0.482184
                                                            +0.490226
     1001000010 0011111011
                              // W1191_2048 = -0.871595
                                                            +0.498228
     1001000100 0011111111
                              // W1194 2048 = -0.867046
15
     1001000110 0100000011
                              "// W1197 2048 = -0.862424
                                                            +0.506187
                              // W1200^{-}2048 = -0.857729
                                                            +0.514103
     1001001001_0100000111
                              // W1203_2048 = -0.852961
                                                            +0.521975
     1001001011_0100001011
                              // W1206_2048 = -0.848120
     1001001110 0100001111
                                                            +0.529804
                              // W1209_2048 = -0.843208
     1001010000 0100010011
                                                            +0.537587
20
                              // W1212 2048 = -0.838225
                                                            +0.545325
      1001010011 0100010111
                              // W1215 2048 = -0.833170
                                                            +0.553017
      1001010101 0100011011
                              // W1218 2048 = -0.828045
                                                            +0.560662
      1001011000_0100011111
                              // W1221_2048 = -0.822850
      1001011011_0100100011
                                                            +0.568259
                              // W1224_2048 = -0.817585
                                                            +0.575808
      1001011101 0100100111
25
                                                            +0.583309
      1001100000 0100101011
                              // W1227 2048 = -0.812251
                              // W1230 2048 = -0.806848
                                                            +0.590760
      1001100011_0100101110
                               // W1233 2048 = -0.801376
                                                            +0.598161
      1001100110_0100110010
                               // W1236 2048 = -0.795837
                                                            +0.605511
      1001101001_0100110110
                              // W1239_2048 = -0.790230
      1001101011_0100111010
                                                            +0.612810
30
                               // W1242_2048 = -0.784557
                                                             +0.620057
      1001101110 0100111101
                               // W1245^{-}2048 = -0.778817
                                                             +0.627252
      1001110001 0101000001
                                                             +0.634393
                              // W1248 2048 = -0.773010
      1001110100 0101000101
                               // W1251 2048 = -0.767139
                                                             +0.641481
      1001110111 0101001000
                               // W1254 2048 = -0.761202
                                                             +0.648514
      1001111010_0101001100
35
                               // W1257_2048 = -0.755201
                                                             +0.655493
      1001111101_0101010000
                               // W1260_2048 = -0.749136
      1010000000 0101010011
                                                             +0.662416
      1010000100 0101010111
                               // W1263 2048 = -0.743008
                                                             +0.669283
                                                             +0.676093
                               // W1266 2048 = -0.736817
      1010000111 0101011010
      1010001010_0101011110
                                                             +0.682846
                               // W1269 2048 = -0.730563
40
                               // W1272_2048 = -0.724247
// W1275_2048 = -0.717870
                                                             +0.689541
      1010001101 0101100001
                                                             +0.696177
      1010010000 0101100100
                               // W1278 2048 = -0.711432
                                                             +0.702755
      1010010100 0101101000
                                                             +0.709273
                               // W1281 2048 = -0.704934
      1010010111 0101101011
                               // W1284 \overline{)} 2048 = -0.698376
                                                             +0.715731
      1010011010 0101101110
45
                               // W1287_2048 = -0.691759
                                                             +0.722128
      1010011110_0101110010
                                                             +0.728464
      1010100001 0101110101
                               // W1290 2048 = -0.685084
                                                             +0.734739
      1010100101 0101111000
                               // W1293^{-}2048 = -0.678350
                                                             +0.740951
      1010101000 0101111011
                               // W1296 2048 = -0.671559
                                                             +0.747101
                               // W1299 2048 = -0.664711
      1010101100_0101111111
 50
                               // W1302_2048 = -0.657807
                                                             +0.753187
      1010101111 0110000010
                                                             +0.759209
                               // W1305_2048 = -0.650847
      1010110011 0110000101
                               // W1308 2048 = -0.643832
                                                             +0.765167
       1010110110_0110001000
                                                             +0.771061
                               // W1311 2048 = -0.636762
       1010111010 0110001011
                               // W1314^{-}2048 = -0.629638
                                                             +0.776888
       10101111110_0110001110
 55
                               // W1317<sup>2</sup>048 = -0.622461
                                                             +0.782651
       1011000001 0110010001
```

```
1011000101 0110010100
                              // W1320 2048 = -0.615232
                                                            +0.788346
     1011001001 0110010111
                               // W1323 2048 = -0.607950
                                                            +0.793975
     1011001100 0110011001
                               // W1326 2048 = -0.600616
                                                            +0.799537
     1011010000 0110011100
                               // W1329 2048 = -0.593232
                                                            +0.805031
     1011010100 0110011111
 5
                               // W1332_2048 = -0.585798
                                                            +0.810457
     1011011000 0110100010
                               // W1335 2048 = -0.578314
                                                            +0.815814
     1011011100 0110100100
                               // W1338 2048 = -0.570781
                                                            +0.821103
     1011100000 0110100111
                               // W1341 2048 = -0.563199
                                                            +0.826321
                               // W1344_2048 = -0.555570
     1011100100 0110101010
                                                            +0.831470
10
     1011100111_0110101100
                               // W1347_2048 = -0.547894
                                                            +0.836548
     1011101011 0110101111
                               // W1350 2048 = -0.540171
                                                            +0.841555
     1011101111 0110110001
                               // W1353 2048 = -0.532403
                                                            +0.846491
     1011110011 0110110100
                               // W1356 2048 = -0.524590
                                                            +0.851355
     1011110111 0110110110
                               // W1359 2048 = -0.516732
                                                            +0.856147
     1011111011 0110111001
15
                               // W1362 2048 = -0.508830
                                                            +0.860867
     1100000000 0110111011
                               // W1365 2048 = -0.500885
                                                            +0.865514
                               // W1368<sup>2</sup>048 = -0.492898
     1100000100 0110111101
                                                            +0.870087
     1100001000 0111000000
                               // W1371<sup>2</sup>048 = -0.484869
                                                            +0.874587
                               // W1374_2048 = -0.476799
     1100001100 0111000010
                                                            +0.879012
20
     1100010000_0111000100
                               // W1377_2048 = -0.468689
                                                            +0.883363
     1100010100_0111000110
                               // W1380 2048 = -0.460539
                                                            +0.887640
     1100011000 0111001001
                               // W1383 2048 = -0.452350
                                                            +0.891841
     1100011101 0111001011
                               // W1386 2048 = -0.444122
                                                            +0.895966
     1100100001 0111001101
                               // W1389 2048 = -0.435857
                                                            +0.900016
     1100100101 0111001111
25
                               // W1392_2048 = -0.427555
                                                            +0.903989
     1100101001 0111010001
                               // W1395 2048 = -0.419217
                                                            +0.907886
     1100101110 0111010011
                               // W1398 2048 = -0.410843
                                                            +0.911706
                               // W1401^{-}2048 = -0.402435
     1100110010 0111010101
                                                             +0.915449
      1100110110 0111010111
                               // W1404 2048 = -0.393992
                                                             +0.919114
                               // W1407_2048 = -0.385516
// W1410_2048 = -0.377007
30
      1100111011 0111011000
                                                            +0.922701
      1100111111_0111011010
                                                             +0.926210
      1101000011 0111011100
                               // W1413_2048 = -0.368467
                                                            +0.929641
      1101001000 0111011110
                               // W1416 2048 = -0.359895
                                                            +0.932993
                               // W1419 2048 = -0.351293
      1101001100 0111011111
                                                             +0.936266
                               // W1422<sup>-</sup>2048 = -0.342661
      1101010001 0111100001
35
                                                             +0.939459
      1101010101 0111100011
                               // W1425 2048 = -0.334000
                                                             +0.942573
      1101011001_0111100100
                               // W1428_2048 = -0.325310
                                                             +0.945607
                               // W1431_2048 = -0.316593
     1101011110 0111100110
                                                             +0.948561
      1101100010 0111100111
                               // W1434 2048 = -0.307850
                                                             +0.951435
40
      1101100111 0111101001
                               // W1437_2048 = -0.299080
                                                             +0.954228
      1101101011 0111101010
                               // W1440^{2}048 = -0.290285
                                                             +0.956940
      1101110000 0111101011
                               // W1443_2048 = -0.281465
                                                             +0.959572
      1101110100_0111101101
                               // W1446 2048 = -0.272621
                                                             +0.962121
      1101111001 0111101110
                               // W1449 2048 = -0.263755
                                                             +0.964590
                               // W1452<sup>2</sup>048 = -0.254866
45
      1101111110 0111101111
                                                             +0.966976
      1110000010 0111110000
                               // W1455 2048 = -0.245955
                                                             +0.969281
      1110000111_0111110001
                               // W1458 2048 = -0.237024
                                                             +0.971504
      1110001011 0111110011
                               // W1461 2048 = -0.228072
                                                             +0.973644
      1110010000 0111110100
                               // W1464 2048 = -0.219101
                                                             +0.975702
                               // W1467<sup>2</sup>048 = -0.210112
50
      1110010100 0111110101
                                                             +0.977677
                               // W1470_2048 = -0.201105
      1110011001 0111110110
                                                             +0.979570
      1110011110_0111110110
                               // W1473 2048 = -0.192080
                                                            +0.981379
      1110100010 0111110111
                               // W1476^{-}2048 = -0.183040
                                                             +0.983105
      1110100111 0111111000
                               // W1479 2048 = -0.173984
                                                             +0.984749
                               // W1482 2048 = -0.164913
55
      1110101100 0111111001
                                                             +0.986308
      1110110000_0111111010 // W1485_2048 = -0.155828
                                                             +0.987784
```

185

```
// W1488_2048 = -0.146730
                                                              +0.989177
     1110110101 0111111010
                                                              +0.990485
                               // W1491 2048 = -0.137620
     1110111010 01111111011
     11101111110_01111111100
                                                              +0.991710
                               // W1494 2048 = -0.128498
                               // W1497^2048 = -0.119365
                                                              +0.992850
     1111000011_0111111100
                               // W1500_2048 = -0.110222
                                                              +0.993907
     1111001000_0111111101
5
                               // W1503_2048 = -0.101070
                                                              +0.994879
     1111001100 0111111101
                                                              +0.995767
                               // W1506 2048 = -0.091909
     1111010001 0111111110
                                                              +0.996571
                               // W1509^{-}2048 = -0.082740
     1111010110 01111111110
                               // W1512_2048 = -0.073565
// W1515_2048 = -0.064383
                                                              +0.997290
     1111011010_0111111111
                                                              +0.997925
     1111011111 0111111111
10
                                // W1518_2048 = -0.055195
                                                              +0.998476
     1111100100 0111111111
                                // W1521 2048 = -0.046003
                                                              +0.998941
      1111101000 01111111111
                                                              +0.999322
      1111101101 01111111111
                                // W1524 2048 = -0.036807
                                // W1527_2048 = -0.027608
// W1530_2048 = -0.018407
                                                              +0.999619
     1111110010_0111111111
                                                              +0.999831
      1111110111_01111111111
15
                                // W1533 2048 = -0.009204
                                                              +0.999958
      1111111011_01111111111
                                         Listing 17
          // 512 point FFT twiddle factor coefficients (Radix 4+2).
20
          // Coefficients stored as non-fractional 10 bit integers (scale 1).
          // Real Coefficient (cosine value) is coefficient high-byte.
          // Imaginary Coefficient (sine value) is coefficient low-byte.
                                // W0000 0512 = +1.000000
                                                               -0.000000
      0111111111_0000000000
25
                                // W0001^{-}0512 = +0.999925
                                                               -0.012272
      0111111111_1111111010
                                                               -0.024541
                                //. W0002^{-}0512 = +0.999699
      01111111111111111110011
                                                               -0.036807
      0111111111_1111101101
                                // W0003 0512 = +0.999322
      -0.049068
                                // W0004 0512 = +0.998795
                                                               -0.061321
                                // \text{ W0005 0512} = +0.998118
30
                                // \text{ W0006}^-0512 = +0.997290
                                                               -0.073565
                                                               -0.085797
                                // W0007 0512 = +0.996313
      0111111110_1111010100
                                // VV0008_0512 = +0.995185
                                                               -0.098017
      0111111110_1111001110
                                // \text{ W0009} 0512 = +0.993907
      0111111101 1111001000
                                                               -0.110222
      -0.122411
                                 // W0010 0512 = +0.992480
 35
                                                               -0.134581
                                 // W0011 0512 = +0.990903
                                                               -0.146730
                                 // W0012 0512 = +0.989177
       0111111010_1110110101
                                 // W0013^{-}0512 = +0.987301
                                                               -0.158858
       0111111001 1110101111
                                                               -0.170962
                                 // W0014 0512 = +0.985278
       0111111000 1110101000
                                 // W0015_0512 = +0.983105
                                                                -0.183040
       0111110111 1110100010
 40
       0111110110_1110011100
0111110101_1110010110
0111110100_1110010000
                                                                -0.195090
                                 // W0016 0512 = +0.980785
                                                                -0.207111
                                 // W0017 0512 = +0.978317
                                                                -0.219101
                                 // W0018^{-}0512 = +0.975702
                                                                -0.231058
       0111110010 1110001010
                                 // W0019 0512 = +0.972940
                                                                -0.242980
       0111110001^{-}1110000100
                                 // W0020 0512 = +0.970031
 45
                                                                -0.254866
       // W0021 0512 = +0.966976
                                 // W0022 0512 = +0.963776
                                                                -0.266713
       0111101100_1101110001 // W0023_0512 = +0.960431
                                                                -0.278520
                                 // W0024 0512 = +0.956940
                                                                -0.290285
       0111101010 1101101011
                                 // W0025 0512 = +0.953306
                                                                -0.302006
       0111101000_1101100101
 50
                                                               -0.313682
       0111100110_1101011111
0111100100_1101011001
                                 // W0026 0512 = +0.949528
                                                                -0.325310
                                 // W0027^{-}0512 = +0.945607
                                 // W0028_0512 = +0.941544
                                                                -0.336890
       0111100010_1101010100
                                                                -0.348419
                                 // W0029_0512 = +0.937339
       0111100000 1101001110
                                 // VV0030_0^-0512 = +0.932993
                                                                -0.359895
       0111011110 1101001000
  55
       0111011011 1101000010 // W0031 0512 = +0.928506
                                                                -0.371317
```

```
0111011001 1100111100
                               // W0032 0512 = +0.923880
                                                              -0.382683
      0111010111_1100110110
                               // W0033 0512 = +0.919114
                                                              -0.393992
      0111010100 1100110001
                               // W0034 0512 = +0.914210
                                                              -0.405241
      0111010001_1100101011
                               // W0035 0512 = +0.909168
                                                              -0.416430
      0111001111_1100100101
                               // W0036_0512 = +0.903989
 5
                                                              -0.427555
      0111001100_1100011111
                               // W0037 0512 = +0.898674
                                                              -0.438616
      0111001001 1100011010
                               // W0038 0512 = +0.893224
                                                              -0.449611
      0111000110 1100010100
                               // W0039 0512 = +0.887640
                                                              -0.460539
      0111000100 1100001111
                               // W0040 0512 = +0.881921
                                                              -0.471397
     0111000001_1100001001
0110111101_1100000100
10
                               // W0041_0512 = +0.876070
                                                              -0.482184
                               // W0042 0512 = +0.870087
                                                              -0.492898
      0110111010 1011111110
                               // W0043 0512 = +0.863973
                                                              -0.503538
                               // W0044 0512 = +0.857729
      0110110111 1011111001
                                                              -0.514103
      0110110100 1011110011
                               // W0045 0512 = +0.851355
                                                              -0.524590
     0110110001_1011101110
0110101101_1011101001
15
                               // W0046 0512 = +0.844854
                                                              -0.534998
                               // W0047_0512 = +0.838225
                                                              -0.545325
      0110101010 1011100100
                               // W0048 0512 = +0.831470
                                                              -0.555570
      0110100110 1011011110
                               // W0049 0512 = +0.824589
                                                              -0.565732
                               // W0050 0512 = +0.817585
      0110100011_1011011001
                                                              -0.575808
     20
                               // W0051 0512 = +0.810457
                                                              -0.585798
                               //.W0052_0512 = +0.803208
                                                              -0.595699
      0110010111_1011001010
                               // W0053 0512 = +0.795837
                                                              -0.605511
      0110010100 1011000101
                               // W0054 0512 = +0.788346
                                                              -0.615232
                               // W0055^{-}0512 = +0.780737
      0110010000 1011000000
                                                              -0.624859
      0110001100_1010111011
25
                               // W0056_0512 = +0.773010
                                                              -0.634393
     0110001000_1010110110
0110000100_1010110010
0110000000_1010101101
                               // W0057_0512 = +0.765167
                                                              -0.643832
                               // VV0058_0512 = +0.757209
                                                              -0.653173
                               // W0059 0512 = +0.749136
                                                              -0.662416
      0101111011 1010101000
                               // W0060 0512 = +0.740951
                                                              -0.671559
      0101110111 1010100100
                               // \text{ VV0061}^- 0512 = +0.732654
30
                                                              -0.680601
      0101110011 1010011111
                               // W0062 0512 = +0.724247
                                                              -0.689541
     0101101110_1010011010
0101101010_1010010110
                               // W0063 0512 = +0.715731
                                                              -0.698376
                               // W0064_0512 = +0.707107
                                                              -0.707107
      0101100110_1010010010
                               // W0065 0512 = +0.698376
                                                              -0.715731
35
      0101100001 1010001101
                               // W0066 0512 = +0.689541
                                                              -0.724247
      0101011100 1010001001
                               // W0067 0512 = +0.680601
                                                              -0.732654
      0101011000 1010000101
                               // W0068 0512 = +0.671559
                                                              -0.740951
     0101010011_101000000
0101001110_1001111100
                               // W0069 0512 = +0.662416
                                                              -0.749136
                               // W0070 0512 = +0.653173
                                                              -0.757209
40
      0101001010 1001111000
                               // W0071 0512 = +0.643832
                                                              -0.765167
      0101000101 1001110100
                               // W0072 0512 = +0.634393
                                                              -0.773010
      0101000000 1001110000
                               // W0073 0512 = +0.624859
                                                              -0.780737
     0100111011_1001101100
0100110110_1001101001
                               // W0074 0512 = +0.615232
                                                              -0.788346
                               // W0075_0512 = +0.605511
                                                              -0.795837
45
      0100110001_1001100101
                               // W0076 0512 = +0.595699
                                                              -0.803208
      0100101100 1001100001
                               // W0077 0512 = +0.585798
                                                              -0.810457
      0100100111 1001011101
                               // W0078<sup>-</sup>0512 = +0.575808
                                                              -0.817585
     0100100010_1001011010
                               // W0079 0512 = +0.565732
                                                              -0.824589
     0100011100_1001010110
                               // W0080 0512 = +0.555570
                                                              -0.831470
50
      0100010111 1001010011
                               // W0081 0512 = +0.545325
                                                              -0.838225
                               // W0082 0512 = +0.534998
      0100010010 1001001111
                                                              -0.844854
                               // W0083 0512 = +0.524590
      0100001101 1001001100
                                                              -0.851355
     0100000111_1001001001
                               // W0084_0512 = +0.514103
                                                              -0.857729
      0100000010_1001000110
                               // W0085 0512 = +0.503538
                                                              -0.863973
55
      0011111100 1001000011
                               // W0086 0512 = +0.492898
                                                              -0.870087
     0011110111 1000111111
                               // W0087 0512 = +0.482184
                                                              -0.876070
```

```
0011110001_1000111100 // W0088_0512 = +0.471397
                                                               -0.881921
     0011101100 1000111010
                                                               -0.887640
                                // \text{W0089} 0512 = +0.460539
     0011100110_1000110111
0011100001_1000110100
                                // W0090 0512 = +0.449611
                                                               -0.893224
                                                               -0.898674
                                // W0091 0512 = +0.438616
                                // W0092_0512 = +0.427555
                                                               -0.903989
     0011011011 1000110001
5
                                // W0093_0512 = +0.416430
                                                               -0.909168
     0011010101_1000101111
                                                               -0.914210
                                // W0094 0512 = +0.405241
      0011001111 1000101100
     0011001010 1000101001 // W0095 0512 = +0.393992
0011000100 1000100111 // W0096 0512 = +0.382683
                                                               -0.919114
                                                               -0.923880
                                // W0097_0512 = +0.371317
                                                               -0.928506
      0010111110_1000100101
10
      0010111000^{-}1000100010 // W0098_0512 = +0.359895
                                                               -0.932993
      0010110010 1000100000
                                // W0099 0512 = +0.348419
                                                               -0.937339
      0010101100_1000011110
0010100111_1000011100
                                // W0100 0512 = +0.336890
                                                               -0.941544
                                // W0101^{-}0512 = +0.325310
                                                                -0.945607
                                // W0102_0512 = +0.313682
                                                                -0.949528
      0010100001 1000011010
15
                                // W0103 0512 = +0.302006
                                                                -0.953306
      0010011011 1000011000
                                                                -0.956940
                                // W0104 0512 = +0.290285
      0010010101 1000010110
      -0.960431
                                // W0105 0512 = +0.278520
                                                                -0.963776
                                // W0106 0512 = +0.266713
                                // W0107_0512 = +0.254866
                                                                -0.966976
20
                                // W0108_0512 = +0.242980
                                                                -0.970031
      0001111100 1000001111
                                                                -0.972940
                                // W0109 0512 = +0.231058
      0001110110 1000001110
      0001110000 1000001100
                                // W0110 0512 = +0.219101
                                                                -0.975702
                                // W0111^{-}0512 = +0.207111
      0001101010 1000001011
                                                                -0.978317
      0001100100_1000001010
0001011110_1000001001
                                                                -0.980785
                                // W0112 0512 = +0.195090
25
                                                                -0.983105
                                // W0113 0512 = +0.183040
                                                                -0.985278
      0001011000 1000001000
                                // W0114 0512 = +0.170962
                                                                -0.987301
                                 // W0115 0512 = +0.158858
      0001010001 1000000111
                                                                -0.989177
                                 // W0116 0512 = +0.146730
      0001001011_1000000110
      0001000101_1000000101
0000111111_1000000100
0000111000_1000000011
                                 // W0117 0512 = +0.134581
                                                                -0.990903
30
                                 // W0118 0512 = +0.122411
                                                                -0.992480
                                 // W0119_0512 = +0.110222
                                                                -0.993907
                                                                -0.995185
      0000110010 1000000010
                                 // W0120_ 0512 = +0.098017
                                 // W0121_0512 = +0.085797
                                                                -0.996313
      0000101100 1000000010
      0000100110_100000001
0000011111_100000001
0000011001_100000001
                                                                -0.997290
                                 // W0122 0512 = +0.073565
 35
                                 // W0123 0512 = +0.061321
                                                                -0.998118
                                 // W0124 0512 = +0.049068
                                                                -0.998795
                                 // W0125 0512 = +0.036807
                                                                -0.999322
       0000010011 1000000000
                                 // W0126 0512 = +0.024541
                                                                -0.999699
       0000001101 1000000000
                                 // W0127 0512 = +0.012272
                                                                -0.999925
       000000110 100000000
 40
       -1.000000
                                 // W0128 0512 = +0.000000
                                 // W0129 0512 = -0.012272
                                                                 -0.999925
                                                                 -0.999699
                                 // W0130 0512 = -0.024541
       1111110011_1000000000
       1111100111 1000000001
                                 // W0132_0512 = -0.049068
                                                                 -0.998795
                                 // W0134 0512 = -0.073565
                                                                 -0.997290
       1111011010 1000000001
 45
       1111010100_1000000010
1111001110_1000000010
                                 // W0135 0512 = -0.085797
                                                                 -0.996313
                                                                 -0.995185
                                 // W0136 0512 = -0.098017
                                 // W0138_0512 = -0.122411
                                                                 -0.992480
       1111000001_1000000100
                                 // W0140 0512 = -0.146730
                                                                 -0.989177
       1110110101 1000000110
                                                                 -0:987301
                                 // W0141 0512 = -0.158858
       1110101111_1000000111
 50
       1110101000_1000001000
1110011100_1000001010
                                                                 -0.985278
                                 // W0142 0512 = -0.170962
                                 // W0144 0512 = -0.195090
                                                                 -0.980785
                                                                 -0.975702
                                 // W0146_0512 = -0.219101
       1110010000_1000001100
                                 // W0147_0512 = -0.231058
                                                                 -0.972940
       1110001010 1000001110
                                 // W0148 0512 = -0.242980
                                                                 -0.970031
       1110000100 1000001111
 55
                                                                 -0.963776
                                 // W0150_0512 = -0.266713
       1101110111 1000010011
```

```
1101101011_1000010110 // W0152_0512 = -0.290285
                                                              -0.956940
                                // \text{ VV0153}^{-}0512 = -0.302006
      1101100101 1000011000
                                                              -0.953306
      1101011111 1000011010
                                // W0154 0512 = -0.313682
                                                              -0.949528
      1101010100 1000011110
                                // W0156_0512 = -0.336890
                                                              -0.941544
 5
      1101001000_1000100010
                                // W0158 0512 = -0.359895
                                                              -0.932993
      1101000010_1000100101
                                // W0159 0512 = -0.371317
                                                              -0.928506
      1100111100 1000100111
                                // W0160_0512 = -0.382683
                                                              -0.923880
      1100110001 1000101100
                                // W0162_0512 = -0.405241
                                                              -0.914210
      1100100101_1000110001
1100011111_1000110100
                                // W0164_0512 = -0.427555
                                                              -0.903989
10
                                // W0165 0512 = -0.438616
                                                              -0.898674
      1100011010_1000110111
                                // W0166 0512 = -0.449611
                                                              -0.893224
      1100001111 1000111100
                                // W0168 0512 = -0.471397
                                                              -0.881921
      1100000100 1001000011
                                // W0170_0512 = -0.492898
                                                              -0.870087
      1011111110 1001000110
                                // W0171 0512 = -0.503538
                                                              -0.863973
      1011111001_1001001001
15
                                // W0172 0512 = -0.514103
                                                              -0.857729
      1011101110 1001001111
                                // W0174 0512 = -0.534998
                                                              -0.844854
      1011100100 1001010110
                               // W0176 0512 = -0.555570
                                                              -0.831470
      1011011110 1001011010
                               // W0177_0512 = -0.565732
                                                              -0.824589
      // W0178_0512 = -0.575808
                                                              -0.817585
20
                                // W0180 0512 = -0.595699
                                                              -0.803208
      1011000101_1001101100
                               // W0182 0512 = -0.615232
                                                              -0.788346
      1011000000 1001110000
                               // W0183 0512 = -0.624859
                                                              -0.780737
      1010111011 1001110100
                               // W0184 0512 = -0.634393
                                                              -0.773010
      1010110010 1001111100
                               // W0186_0512 = -0.653173
                                                              -0.757209
25
      1010101000 1010000101
                               // W0188_0512 = -0.671559
                                                              -0.740951
      1010100100_1010001001
                               // W0189 0512 = -0.680601
                                                             -0.732654
      1010011111 1010001101
                               // W0190 0512 = -0.689541
                                                              -0.724247
                               // W0192 0512 = -0.707107
      1010010110 1010010110
                                                             -0.707107
                               // W0194_0512 = -0.724247
      1010001101 1010011111
                                                             -0.689541
30
      1010001001 1010100100
                               // W0195_0512 = -0.732654
                                                             -0.680601
      1010000101_1010101000
1001111100_1010110010
                               // W0196_0512 = -0.740951
                                                             -0.671559
                               // W0198_0512 = -0.757209
                                                             -0.653173
      1001110100_1010111011
                               // W0200 0512 = -0.773010
                                                             -0.634393
      1001110000 1011000000
                               // \text{W0201}^{-}0512 = -0.780737
                                                             -0.624859
35
      1001101100 1011000101
                               // W0202 0512 = -0.788346
                                                             -0.615232
      1001100101 1011001111
                               // W0204_0512 = -0.803208
                                                             -0.595699
      1001011101_1011011001
                               // W0206 0512 = -0.817585
                                                             -0.575808
      1001011010_1011011110
                               // W0207 0512 = -0.824589
                                                             -0.565732
      1001010110_1011100100
                               // W0208 0512 = -0.831470
                                                             -0.555570
40
      1001001111 1011101110
                               // W0210 0512 = -0.844854
                                                             -0.534998
      1001001001 1011111001
                               // W0212_0512 = -0.857729
                                                             -0.514103
      1001000110_1011111110
1001000011_1100000100
                               // W0213_0512 = -0.863973
                                                             -0.503538
                               // W0214 0512 = -0.870087
                                                             -0.492898
      1000111100_1100001111
                               // W0216 0512 = -0.881921
                                                             -0.471397
45
      1000110111 1100011010
                               // W0218 0512 = -0.893224
                                                             -0.449611
      1000110100 1100011111
                               // W0219_0512 = -0.898674
                                                             -0.438616
      1000110001_1100100101
                               // W0220 0512 = -0.903989
                                                             -0.427555
      1000101100_1100110001
                               // W0222 0512 = -0.914210
                                                             -0.405241
      1000100111 1100111100
                               // W0224 0512 = -0.923880
                                                             -0.382683
50
      1000100101 1101000010
                               // W0225 0512 = -0.928506
                                                             -0.371317
     1000100010 1101001000
                               // W0226_0512 = -0.932993
                                                             -0.359895
     1000011110_1101010100
1000011010_1101011111
                               // W0228_0512 = -0.941544
                                                             -0.336890
                               // W0230 0512 = -0.949528
                                                             -0.313682
                               // W0231 0512 = -0.953306
     1000011000 1101100101
                                                             -0.302006
55
     1000010110 1101101011
                               // W0232_0512 = -0.956940
                                                             -0.290285
     1000010011 1101110111
                               // W0234_0512 = -0.963776
                                                             -0.266713
```

```
1000001111 1110000100
                              // W0236 0512 = -0.970031
                                                           -0.242980
     1000001110 1110001010
                              // W0237 0512 = -0.972940
                                                           -0.231058
     1000001100 1110010000
                              // W0238 0512 = -0.975702
                                                           -0.219101
     1000001010_1110011100
                              // W0240 0512 = -0.980785
                                                           -0.195090
     1000001000_1110101000
                              // W0242 0512 = -0.985278
                                                           -0.170962
5
     1000000111_1110101111
                              // W0243^{-}0512 = -0.987301
                                                           -0.158858
                              // W0244 0512 = -0.989177
     1000000110 1110110101
                                                           -0.146730
                                                           -0.122411
     1000000100_1111000001
                              // W0246 0512 = -0.992480
     1000000010_1111001110
                              // W0248 0512 = -0.995185
                                                            -0.098017
10
     1000000010_1111010100
                              // W0249_0512 = -0.996313
                                                            -0.085797
     1000000001 1111011010
                              // W0250 0512 = -0.997290
                                                           -0.073565
                              // W0252 0512 = -0.998795
     1000000001 11111100111
                                                            -0.049068
     1000000000 11111110011
                              // W0254 0512 = -0.999699
                                                            -0.024541
     1000000000_11111111010
                              // W0255 0512 = -0.999925
                                                            -0.012272
     1000000000 0000001101
                              // W0258_0512 = -0.999699
                                                            +0.024541
15
                              // W0261 0512 = -0.998118
                                                            +0.061321
     1000000001 0000011111
                              // W0264 0512 = -0.995185
                                                            +0.098017
     1000000010 0000110010
     1000000101 0001000101
                              // W0267 0512 = -0.990903
                                                            +0.134581
     1000001000 0001011000
                              // W0270 0512 = -0.985278
                                                            +0.170962
                              // W0273_0512 = -0.978317
     1000001011_0001101010
                                                            +0.207111
20
                              // W0276_0512 = -0.970031
                                                            +0.242980
     1000001111_0001111100
                              // W0279 0512 = -0.960431
                                                            +0.278520
     1000010100 0010001111
     1000011010 0010100001
                              // W0282^{-}0512 = -0.949528
                                                            +0.313682
                              // W0285 0512 = -0.937339
                                                            +0.348419
      1000100000 0010110010
      1000100111 0011000100
                              // W0288 0512 = -0.923880
                                                            +0.382683
25
                              // W0291_0512 = -0.909168
      1000101111 0011010101
                                                            +0.416430
      1000110111_0011100110
                              // W0294 0512 = -0.893224
                                                            +0.449611
      1000111111 0011110111
                              // W0297 0512 = -0.876070
                                                            +0.482184
      1001001001 0100000111
                              // W0300 0512 = -0.857729
                                                            +0.514103
                              // W0303 0512 = -0.838225
                                                            +0.545325
      1001010011_0100010111
30
      1001011101_0100100111
1001101001_0100110110
                              // W0306 0512 = -0.817585
                                                            +0.575808
                              // W0309_0512 = -0.795837
                                                            +0.605511
                              // W0312_0512 = -0.773010
                                                            +0.634393
      1001110100_0101000101
                              // W0315 0512 = -0.749136
                                                            +0.662416
      1010000000 0101010011
      1010001101 0101100001
                              // W0318 0512 = -0.724247
                                                            +0.689541
35
                              // W0321 0512 = -0.698376
                                                            +0.715731
      1010011010 0101101110
                               // W0324 0512 = -0.671559
                                                            +0.740951
      1010101000 0101111011
                              // W0327_0512 = -0.643832
                                                            +0.765167
      1010110110 0110001000
      1011000101 0110010100
                               // W0330 0512 = -0.615232
                                                            +0.788346
                               // W0333 0512 = -0.585798
                                                            +0.810457
40
      1011010100 0110011111
      1011100100 0110101010 // W0336 0512 = -0.555570
                                                            +0.831470
      1011110011 0110110100
                               // W0339 · 0512 = -0.524590
                                                            +0.851355
                               // W0342_0512 = -0.492898
                                                            +0.870087
      1100000100_0110111101
                               // W0345_0512 = -0.460539
                                                            +0.887640
      1100010100_0111000110
                               // W0348 0512 = -0.427555
                                                            +0.903989
      1100100101 0111001111
45
      1100110110_0111010111
                               // W0351 0512 = -0.393992
                                                             +0.919114
                               // W0354 0512 = -0.359895
                                                             +0.932993
      1101001000 0111011110
                               // W0357 0512 = -0.325310
                                                             +0.945607
      1101011001_0111100100
                                                             +0.956940
      1101101011 0111101010
                               // W0360 0512 = -0.290285
                                                             +0.966976
                               // W0363 0512 = -0.254866
50
      1101111110 0111101111
      1110010000 0111110100
                               // W0366 0512 = -0.219101
                                                            +0.975702
      1110100010 0111110111
                               // W0369 0512 = -0.183040
                                                             +0.983105
                               // W0372_0512 = -0.146730
      1110110101_0111111010
                                                             +0.989177
      1111001000 0111111101
                               // W0375_0512 = -0.110222
                                                             +0.993907
                                                             +0.997290
      1111011010 0111111111
                               // W0378 0512 = -0.073565
55
                               // W0381 0512 = -0.036807
                                                             +0.999322
      1111101101 0111111111
```

190

Listing 18

```
/*FOLDBEGINS 0 0 "Copyright"*/
5
      Copyright (c) Pioneer Digital Design Centre Limited
      NAME: pilloc_rtl.v
10
      PURPOSE: Pilot location
                     June 1997 BY: T. Foxcroft
      CREATED:
      MODIFIED:
15
      USED IN PROJECTS: cofdm only.
      /*FOLDENDS*/
20
      /*FOLDBEGINS 0 0 "Defines"*/
       define FFTSIZE
                         2048
       define DATABINS 1705
                            45
       define SCATNUM
       define SCALEFACTOR64Q 3792 //3x8192/sqrt(42)
25
       'define SCALEFACTOR16Q 3886 //3x8192/sqrt(10)*2
'define SCALEFACTORQPS 2172 //3x8192/sqrt(2)*8
       'define AVERAGESF 12'hc49 //0.04x4096x32768/1705 = 3145
       /*FOLDENDS*/
       module chanest (clk, resync, in_valid, in_data, constellation,
30
                            u_symbol, us_pilots, uc_pilots, ct_pilots, out_tps, tps_valid,
                            uncorrected iq.
                            out_valid, outi, outq, c_symbol, incfreq, wrstrb, ramindata,
                            ramoutdata, ramaddr);
       /*FOLDBEGINS 0 0 "i/o"*/
35
       input clk, resync, in_valid;
       input [23:0] in_data;
       input [1:0] constellation;
       output u symbol;
       output us_pilots, uc_pilots, ct_pilots;
40
       output out_tps, tps_valid;
       output [23:0] uncorrected_iq;
       output out_valid; output [7:0] outi;
       output [7:0] outq;
 45
        output c_symbol;
        output incfreq;
        output wrstrb;
        output [23:0] ramindata;
        input [23:0] ramoutdata;
 50
        output [10:0] ramaddr;
        /*FOLDENDS*/
        /*FOLDBEGINS 0 0 "TPS location "*/
        reg [10:0] tpsloc;
 55
        reg [4:0] tpscount;
```

```
always @(tpscount)
      begin
        case(tpscount)
        5'b00000: tpsloc = 34;
        5'b00001: tpsloc = 50;
5
        5'b00010: tpsloc = 209;
        5'b00011: tpsloc = 346;
        5'b00100: tpsloc = 413;
        5'b00101: tpsloc = 569;
         5'b00110: tpsloc = 595;
10
         5'b00111: tpsloc = 688;
         5'b01000: tpsloc = 790;
         5'b01001: tpsloc = 901;
         5'b01010: tpsloc = 1073;
         5'b01011: tpsloc = 1219;
15
         5'b01100: tpsloc = 1262;
         5'b01101: tpsloc = 1286;
         5'b01110: tpsloc = 1469;
         5'b01111: tpsloc = 1594;
         default: tpsloc = 1687:
20
         endcase
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
      reg [10:0] contloc;
25
      reg [5:0] contloccount;
      always @(contloccount)
      begin
         case(contloccount)
         6'b000000: contloc = 0;
30
         6'b000001: contloc = 48;
         6'b000010: contloc = 54;
         6'b000011: contloc = 87;
         6'b000100: contloc = 141;
         6'b000101: contloc = 156;
35
         6'b000110: contloc = 192:
         6'b000111: contloc = 201;
         6'b001000: contloc = 255;
         6'b001001: contloc = 279;
         6'b001010: contloc = 282;
40
         6'b001011: contloc = 333;
         6'b001100: contloc = 432;
         6'b001101: contloc = 450;
         6'b001110: contloc = 483;
         6'b001111: contloc = 525;
45
         6'b010000: contloc = 531:
          6'b010001: contloc = 618;
          6'b010010: contloc = 636;
          6'b010011: contloc = 714;
          6'b010100: contloc = 759;
50
          6'b010101: contloc = 765;
          6'b010110: contloc = 780;
          6'b010111: contloc = 804;
          6'b011000: contloc = 873;
          6'b011001: contloc = 888;
 55
          6'b011010: contloc = 918;
```

```
6'b011011: contloc = 939;
        6'b011100: contloc = 942;
        6'b011101: contloc = 969;
        6'b011110: contloc = 984;
        6'b011111: contloc = 1050;
5
        6'b100000: contloc = 1101;
        6'b100001: contloc = 1107;
        6'b100010: contloc = 1110;
        6'b100011: contloc = 1137;
        6'b100100: contloc = 1140;
10
        6'b100101: contloc = 1146;
        6'b100110: contloc = 1206;
        6'b100111: contloc = 1269;
        6'b101000: contloc = 1323;
        6'b101001: contloc = 1377;
15
        6'b101010: contloc = 1491;
        6'b101011: contloc = 1683:
         default: contloc = 1704;
         endcase
20
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
      /*reg [10:0] contloc [44:0];
      reg [5:0] contloccount;
25
      initial
      begin
         contloc[0] = 0; contloc[1] = 48; contloc[2] = 54; contloc[3] = 87; contloc[4] = 141;
         contloc[5] = 156; contloc[6] = 192; contloc[7] = 201; contloc[8] = 255; contloc[9] =
         279:
         contloc[10] = 282; contloc[11] = 333; contloc[12] = 432; contloc[13] = 450;
30
         contloc[14] = 483:
         contloc[15] = 525; contloc[16] = 531; contloc[17] =
                                                                 618; contloc[18] =
         contloc[19] = 714;
         contloc[20] =
                        759; contloc[21] = 765; contloc[22] =
                                                                 780; contloc[23] =
                                                                                     804:
35
         contloc[24] = 873;
                        888; contloc[26] = 918; contloc[27] = 939; contloc[28] = 942;
         contloc[25] =
         contloc[29] = 969;
         contloc[30] = 984; contloc[31] = 1050; contloc[32] = 1101; contloc[33] = 1107;
         contloc[34] = 1110;
         contloc[35] = 1137; contloc[36] = 1140; contloc[37] = 1146; contloc[38] = 1206;
40
         contloc[39] = 1269;
         contloc[40] = 1323; contloc[41] = 1377; contloc[42] = 1491; contloc[43] = 1683;
         contloc[44] = 1704;
       end */
       /*FOLDENDS*/
45
       /*FOLDBEGINS 0 0 "Control vars"*/
       reg [1:0] constell;
       rea resynch;
       reg valid, valid0, valid1, valid2, valid3, valid4, valid5, valid6, valid7, valid8;
50
       reg [1:0] whichsymbol;
       reg [1:0] pwhichsymbol;
       reg incwhichsymbol;
       reg [23:0] fftdata;
       reg [10:0] fftcount;
55
       reg [10:0] tapcount;
       reg [3:0] count12;
```

```
reg [3:0] dcount12;
      reg ramdatavalid;
      reg tapinit;
      reg tapinit1,tapinit2;
5
      reg [7:0] nscat;
      reg pilot;
      reg tapload; //controls when the taps are loaded
      reg tapload2;
      reg shiftinnewtap;
10
      reg filtgo;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "Channel Est vars"*/
      reg [11:0] tapi [5:0];
      reg [11:0] tapq [5:0];
       reg [27:0] sumi;
15
      reg [27:0] sumq;
       reg [11:0] chani;
       reg [11:0] chanq;
       wire [27:0] chani_;
       wire [27:0] chanq_;
20 .
       reg [11:0] idata;
reg [11:0] qdata;
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "RAM vars"*/
       reg [10:0] ramaddr;
25
       reg [10:0] pilotaddr;
       wire [10:0] ramaddr_;
wire [10:0] ramaddrrev_;
       reg [23:0] ramindata;
       wire [23:0] ramoutdata;
30
       reg [23:0] ramout;
       reg [23:0] ramot;
       reg wrstrb;
       reg rwtoggle;
       reg framedata, framedata0;
35
       reg frav, firstfrav;
       reg [23:0] avchannel;
       reg [11:0] avchan;
       reg avlow;
       wire [23:0] avchan_;
40
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "Channel calc vars"*/
        reg chan val;
        reg chan_val0,chan_val1,chan_val2,chan_val3,chan_val4,out_valid; reg [23:0] sum;
 45
        reg [11:0] sumsq;
        reg [11:0] sumsqtemp;
        reg [11:0] topreal;
        reg [11:0] topimag;
 50
        reg [7:0] outi;
        reg [7:0] outitemp;
        reg [5:0] outitem;
        reg [7:0] outq;
        reg [10:0] prbs;
        //integer intsumi, intsumq,intsumsq,intouti,intouta;
 55
        /*FOLDENDS*/
```

```
/*FOLDBEGINS 0 0 "uncorrected pilot vars"*/
        reg u_symbol;
        reg us_pilots;
        reg uc pilots;
   5
        reg [23:0] uncorrected ig;
        reg [2:0] tps_pilots;
        reg [5:0] tpsmajcount;
        wire [5:0] tpsmajcount;
        reg ct_pilots;
        reg out_tps, tps_valid; reg [1:0] pilotdata;
 10
        /*FOLDENDS*/
        /*FOLDBEGINS 0 0 "pilot locate vars"*/
        wire [1:0] which symbol:
        wire [10:0] cpoffset;
 15
        wire [10:0] pilotramaddr_;
wire [23:0] pilotramin_;
        wire pilotwrstrb:
        wire found pilots;
 20
        reg pilotlocated;
        /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "sync function arrays"*/
       reg [11:0] sync0;
 25
       reg [11:0] sync1;
       reg [11:0] sync2;
       reg [3:0] syncoffset;
       always @(dcount12 or valid1 or valid2)
       begin
 30
          if(valid1 | valid2)
          syncoffset = 4'hc-dcount12:
          else
          syncoffset = dcount12;
       /*FOLDBEGINS 0 2 """*/
35
       case(syncoffset)
       4'h1:
       begin
             sync0 = 4046; sync1 = 272; sync2 = 95;
             end
40
             4'h2:
             begin
            sync0 = 3899; sync1 = 476; sync2 = 168;
            end
            4'h3:
45
            begin
            sync0 = 3661; sync1 = 614; sync2 = 217;
            end
            4'h4:
            begin
            sync0 = 3344; sync1 = 687; sync2 = 243;
50
            end
            4'h5:
            begin
            sync0 = 2963; sync1 = 701; sync2 = 248;
55
            end
            4'h6:
```

```
sync0 = 2534; sync1 = 665; sync2 = 234;
           end
           4'h7:
           begin
5
           sync0 = 2076; sync1 = 590; sync2 = 205;
           end
           4'h8:
           beain
           sync0 = 1609; sync1 = 486; sync2 = 167;
10
           end
           4'h9:
           begin
           sync0 = 1152; sync1 = 364; sync2 = 123;
15
           end
           4'ha:
           begin
           sync0 = 722; sync1 = 237; sync2 = 78;
20
           end
           default
           begin
           sync0 = 334; sync1 = 113; sync2 = 36;
           end
           endcase
25
           /*FOLDENDS*/
      end
      /*FOLDENDS*/
      always @(posedge clk)
30
      begin
      /*FOLDBEGINS 0 2 "Control "*/
         constell <= constellation;
         resynch <= resync;
         if(resynch)
         begin
35
         /*FOLDBEGINS 0 2 ""*/
                   <= 1'b0;
            valid
                    <= 1'b0;
            valid0
                    <= 1'b0;
            valid1
                    <= 1'b0:
40
            valid2
            valid3
                    <= 1'b0:
                    <= 1'b0:
            valid4
                    <= 1'b0;
            valid5
                    <= 1'b0;
            valid6
                    <= 1'b0;
            valid7
 45
                    <= 1'b0;
            valid8
            fftcount <= 11'b0;
            ramdatavalid <= 1'b0;
            chan val <= 1'b0;
            tapinit
                    <= 1'b0;
 50
            tapinit1 <= 1'b0;
            tapinit2 <= 1'b0;
            rwtoggle <= 1'b0;
            /*FOLDENDS*/
 55
          end
          else
```

```
begin
         /*FOLDBEGINS 0 2 """*/
           valid <= in_valid;
           valid0 <= valid&&pilotlocated;
5
           valid1 <= valid0;
           valid2 <= valid1;
           valid3 <= valid2:
           valid4 <= valid3;
           valid5 <= valid4;
           valid6 <= valid5;
10
           valid7 <= valid6;
           valid8 <= valid7;
           if(valid2)
15
              fftcount <= fftcount + 1'b1;
              chan val <= valid4&&filtgo&&framedata:
               incwhichsymbol <= valid1&&(fftcount == (`FFTSIZE-1));
               if(incwhichsymbol)
               begin
20
               rwtoggle <= !rwtoggle;
              tapinit <= 1'b1;
               ramdatavalid <= 1'b1;
            end
            else if(valid6)
              tapinit \leq 1'b0;
25
            tapinit1 <= tapinit:
            tapinit2 <= tapinit1;
30
            /*FOLDENDS*/
         end
         fftdata <= in_data;
         /*FOLDBEGINS 0 0 "frame averager"*/
         if(resynch)
35
         begin
                  <= 1'b0;
            frav
            firstfrav <= 1'b0;
         end
         else
40
         begin
            if(chan val&&framedata)
            frav <= 1'b1:
            else if(!framedata&&framedata0)
            frav <= 1'b0;
45
            if(chan_val&&framedata&&!frav)
            firstfrav <= 1'b1:
            else if(chan val)
            firstfrav <= 1'b0;
         /*FOLDBEGINS 0.2 "calculate 0.2 x mean channel amplitude"*/
50
         if(chan_val0)
         begin
               if(firstfrav)
               begin
                 avchannel <= avmult(sumsqtemp);
55
                 avchan <= avchan [11:0];
               end
```

```
avchannel <= avmult(sumsqtemp) + avchannel;
                /*FOLDENDS*/
                if(chan val1)
5
             avlow <= (sumsqtemp<avchan)? 1:0;
        /*FOLDENDS*/
10
        if(resynch)
        begin
           framedata <= 1'b0;
           framedata0 <= 1'b0;
         tapload
                   <= 1'b0;
15
        end
        else
        begin
           framedata0 <= framedata;
           if(incwhichsymbol&&(cpoffset==0))
20
             framedata <= 1;
              else if(ramdatavalid&&valid2&&(fftcount == (cpoffset - 1)))
              framedata <= 1;
              else if(valid2&&(fftcount == (cpoffset + `DATABINS)))
              framedata <= 0;
25
              tapload <= framedata;
         end
         filtgo <= ramdatavalid&&( valid2? tapload : filtgo);
         tapload2 <= valid&&tapload&&(count12==11)&&(fftcount!=0);
         pilot <= (count12==0);
30
         dcount12 <= count12;
         shiftinnewtap <= !((nscat == 139)||(nscat == 140)||(nscat == 141));
         if(incwhichsymbol)
         begin
35
            if(!ramdatavalid)
           begin
              whichsymbol <= pwhichsymbol;
              tapcount <= pwhichsymbol*2'b11 + cpoffset;
            end
40
            else
            begin
              whichsymbol <= whichsymbol + 1'b1;
                           <= {whichsymbol[1]^whichsymbol[0],!whichsymbol[0]}*2'b11 +
              tapcount
              cooffset;
45
            end
            end
            else
            if(framedata)
50
            begin
            if(fftcount==cpoffset)
         /*FOLDBEGINS 0 4 "set up the counters"*/
         //count12 <= ((4-whichsymbol)&4'b0011)*3;
         count12 <= {whichsymbol[1]^whichsymbol[0], whichsymbol[0]}*2'b11;
 55
         if(valid0)
```

```
nscat <= 8'b0;
                 /*FOLDENDS*/
           end
           else
 5
           begin
         /*FOLDBEGINS 0 4 """*/
         if(valid)
         begin
                    count12 <= (count12==11)? 4'b0 : count12 + 1'b1;
10
                    tapcount <= tapcount + 1'b1:
                    if(count12==11)
                      nscat <= nscat + 1'b1;
                      end
              /*FOLDENDS*/
15
              end
         end
         else
         begin
20
           if(tapinit2&&valid5)
           nscat <= 8'b0;
           if(tapinit)
           begin
              if(valid3||valid4||valid5&&(whichsymbol==2'b0))
              tapcount <= tapcount + 4'hc;
25
              else
              if(valid6)
                   tapcount <= tapcount +
           {whichsymbol[1]^whichsymbol[0],whichsymbol[0]}*2'b11 + 1'b1;
30
                   end
         end
         /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "Channel Estimation"*/
      if(tapinit2)
35
      begin
         /*FOLDBEGINS 0 4 "Read in first 3 or 4 taps"*/
         if(valid5)
                 prbs <= alpha12(alpha(whichsymbol));
40
                 if(valid6||valid7||(valid8&&(whichsymbol==2'b0)))
                 prbs <= alpha12(prbs);
                 if(valid5)
                 begin
                 tapi[0] <= pseudo(ramout[23:12],1'b1):
45
                 tapi[1] <= pseudo(ramout[23:12],1'b1);
                 tapi[2] <= pseudo(ramout[23:12],1'b1);
                 tapi[3] <= pseudo(ramout[23:12],1'b1);
                 tapq[0] \le pseudo(ramout[11:0], 1'b1);
                 tapq[1] <= pseudo(ramout[11:0], 1'b1);
                 tapq[2] <= pseudo(ramout[11:0], 1'b1);
50
                 tapq[3] \le pseudo(ramout[11:0], 1'b1);
              else if(!((whichsymbol!=2'b0)&&valid8))
              begin
55
              tapi[5] \le tapi[4]:
              tapi[4] \le tapi[3];
```

```
tapi[3] \le tapi[2];
               tapi[2] \le tapi[1];
               tapi[1] \le tapi[0];
               tapi[0] <= pseudo(ramout[23:12],prbs[0]);
 5
               tapq[5] \le tapq[4];
                tapq[4] \le tapq[3]:
                tapq[3] \le tapq[2];
               tapq[2] <= tapq[1];
tapq[1] <= tapq[0];
                tapq[0] \le pseudo(ramout[11:0], prbs[0]);
10
                end
                /*FOLDENDS*/
             end
             else if(framedata)
15
             begin
          /*FOLDBEGINS 0 4 "update taps in normal op."*/
          if(tapload2)
          begin
20
                   prbs <= alpha12(prbs);</pre>
                   tapi[5] \le tapi[4];
                   tapi[4] \le tapi[3];
                   tapi[3] \le tapi[2];
                   tapi[2] <= tapi[1];
tapi[1] <= tapi[0];
25
                   if(shiftinnewtap)
                      tapi[0] \le pseudo(ramout[23:12], prbs[0]);
                      tapq[5] \le tapq[4];
                      tapq[4] \le tapq[3];
                      tapq[3] <= tapq[2];
tapq[2] <= tapq[1];
30
                      tapq[1] \le tapq[0];
                      if(shiftinnewtap)
                      tapq[0] \le pseudo(ramout[11:0], prbs[0]);
35
                      end
                      /*FOLDENDS*/
           /*FOLDBEGINS 0 4 "Channel interpolate"*/
           if(pilot)
           begin
40
                   if(valid4)
                    begin
                       chani <= tapi[3];
                       chanq <= tapq[3];
                    end
                    if(valid3)
 45
                    begin
                       idata <= ramot[23:12];
                       qdata \le ramot[11:0];
                    end
 50
                    end
                    else
                    begin
                    if(valid1)
                    begin
                                   mult(tapi[0],sync2) - mult(tapi[1],sync1);
                       sumi <=
 55
                                    mult(tapq[0],sync2);
                       sumq <=
```

```
end
                 else if(valid2)
                 begin
                    sumi <= sumi + mult(tapi[2],sync0):
                    sumq <= sumq + mult(tapq[2],sync0) - mult(tapq[1],sync1);</pre>
 5
                 end
                 else if(valid3)
                 begin
10
                    sumi <= sumi + mult(tapi[3],sync0) - mult(tapi[4],sync1);
                    sumq <= sumq + mult(tapq[3],sync0) + 12'h800; //2048 for final round-
                    ing
                    idata <= ramot[23:12];
                    qdata <= ramot[11:0];
15
                 end
                 else if(valid4)
                 begin
                    chani <= chani_[23:12];
                    chanq <= chanq_[23:12];
20
                 end
                 //intsumi = (chani[11])? {20'hfffff,chani[11:0]}:chani;
                 //intsumq = (chanq[11])? {20'hfffff,chanq[11:0]}:chanq;
                 //if(chan_val) $display(intsumi*intsumi+intsumg*intsumg);
25
                 /*FOLDENDS*/
           end
           end
           assign chani_ = sumi + mult(tapi[5],sync2) + 12'h800;
           assign chanq_ = sumq + mult(tapq[5],sync2) - mult(tapq[4],sync1);
30
           assign avchan_ = avchannel + 24'h000800;
           /*FOLDENDS*7
      /*FOLDBEGINS 0 2 "Calculate channel"*/
      always @(posedge clk)
      begin
35
           if(resynch)
           begin
              chan val0
                           <= 1'b0:
              chan val1
                           <= 1'b0:
              chan val2
                           <= 1'b0:
40
              chan val3
                           <= 1'b0;
              chan_val4
                           <= 1'b0:
              out_valid
                          <= 1'b0;
           end
           else
45
           begin
              chan_val0 <= chan_val;
              chan val1 <= chan val0;
              chan val2 <= chan val1;
              chan_val3 <= chan_val2;
50
              chan_val4 <= chan_val3;
              //out valid <= chan val4;
              out valid <= chan_val4&&ramdatavalid&&!pilotdata[1];
           end
           if(chan val)
55
              sumsqtemp <= sum[22:11];
              if(chan val0)
```

```
topreal <= sum[23:12];
             if(chan val1)
             topimag <= sum[23:12];
             if(chan val2)
             sumsq <= sum[23:12];
 5
             if(chan val3)
             begin
             outitemp <= divider(topreal,sumsq.(constell==0));
              outitem <= divplussoft(topreal,sumsq,constell);
10
           if(chan_val4)
           begin
              outg <= divider(topimag,sumsq,(constell==0));
              outi <= outitemp;
15
           //intouti = (outi[7])? {24'hfffff,outi[7:0]}:outi;
           //intoutg = (outg[7])? {24'hfffff,outg[7:0]}:outg;
           //if(chan val&&ramdatavalid) $display(intsumi);
           //if(chan_val4&&ramdatavalid) $displayb(outitemp,,outitem);
20
           always @(chan_val or chan_val0 or chan_val1 or chani or chanq or constell
                    or idata or qdata or sumsqtemp)
                     begin
            if(chan val)
25
            sum = smult(chani,chani,1) + smult(chanq,chanq,1) + 24'h000400;
           else if(chan_val0)
            sum = smult(idata,chani,1) + smult(qdata,chanq,1) + 24'h000800;
           else if(chan val1)
            sum = smult(qdata,chani,1) - smult(idata,chanq,1) + 24'h000800;
30
            else //chan val2
            begin
              case(constell)
                 sum = smult(sumsqtemp, SCALEFACTORQPS,0) + 24'h000800;
35
                 2'b01:
                 sum = smult(sumsqtemp, SCALEFACTOR16Q,0) + 24'h000800;
                 default:
                 sum = smult(sumsgtemp, SCALEFACTOR64Q,0) + 24'h000800;
 40
                 endcase
            end
            end
            /*FOLDENDS*/
       /*FOLDBEGINS 0.2 "Extract Continual and scattered pilots for Freq + Sampling Error
          Block"*/
 45
       always @(posedge clk)
       begin
            if(resynch)
            contloccount <= 6'b0;
 50
            else
            if(ramdatavalid&&valid2&&(pilotaddr==contloc))
               contloccount <= (contloccount == 44)? 6'b0 : contloccount + 1'b1;
               if(ramdatavalid&&valid2&&((pilotaddr==contloc)||pilot))
               uncorrected iq <= ramot:
               uc_pilots <=
 55
             ramdatavalid&&framedata&&(pilotaddr==contloc)&&valid2&&!resynch;
```

```
us pilots <= ramdatavalid&&framedata&&pilot&&valid2&&!resynch;
              u_symbol <= !resynch&&ramdatavalid&&(valid2? (pilotaddr==0) : u_symbol);
               //sdisplay(pilotaddr,,ramot[23:12],,valid2,,contloccount,,uncorrected iq[
           23:12],,uncorrected_iq[11:0],,uc_pilots,,us_pilots);
5
         end ·
         /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "Extract TPS pilots "*/
      always @(posedge clk)
10
      begin
           if(resynch)
            begin
              tpscount <= 5'b0;
              tps_pilots <= 3'b0:
              tps valid <= 1'b0:
15
              ct pilots <= 1'b0;
            end
            else
            begin
20
             if(ramdatavalid&&valid2&&(pilotaddr==tpsloc))
             tpscount <= (tpscount[4])? 5'b0 : tpscount + 1'b1;
             tps pilots[0] <= valid2? ramdatavalid&&framedata&&(pilotaddr==tpsloc) :
              tps pilots[0];
             tps pilots[1] <= (chan_val? tps_pilots[0] : tps_pilots[1]);
             tps pilots[2] <= tps pilots[1]&&chan val3;
25
             tps valid <= (tpscount==0)&&tps pilots[2];
             ct pilots <= tps pilots[2];
            end
            if(resynch)
30
              tpsmajcount <= 6'b0;
              else
              begin
              if(tps pilots[2])
              begin
                 if(tpscount==0)
35
                 begin
                       tpsmajcount <= 6'b0;
                       out tps <= tpsmaicount [5]:
                 end
                 else
40
                       tpsmajcount <= tpsmajcount ;
            end
            if(resynch)
               pilotdata <= 2'b0;
45
               else
               begin
             if(valid2)
             pilotdata[0] <= ramdatavalid&&framedata&&(</pre>
                                       (pilotaddr==tpsloc)
50
                                       (pilotaddr==contloc)||
                                       pilot
               pilotdata[1] <= chan_val0? pilotdata[0] : pilotdata[1];
               end
55
```

```
//$display(pilotaddr,,ramot[23:12],,valid2,,contloccount,,uncorrected_iq[2
             3:12],,uncorrected_iq[11:0],,uc_pilots,,us_pilots);
        //$display(valid2,,pilotdata[0],,pilotdata[1],,pilotdata[2],,ct_pilots,,,,
       ,,out_valid,,pilotaddr);
  5
          end-
          assign tpsmajcount_ = tps(topreal[11],tpscount,tpsmajcount);
          /*FOLDENDS*/
          /*FOLDBEGINS 1 2 "pilot locate control "*/
          always @(posedge clk)
 10
          begin
             if(resynch)
             pilotlocated <= 1'b0:
             else
             if(found_pilots)
 15
             begin
                  pilotlocated <= 1'b1;
                  pwhichsymbol <= which_symbol + 2'b10;
                end
· 20 .
                /*FOLDENDS*/
        /*FOLDBEGINS 0 2 "RAM"*/
        always @(posedge clk)
        begin
             if(pilotlocated)
 25
             begin
                wrstrb <= !valid0:
                if(valid)
                   ramindata <= fftdata;
                   pilotaddr <= ramaddr_ - cpoffset;
ramaddr <= rwtoggle? ramaddr_ : ramaddrrev_;</pre>
 30
                   if(valid5) ramot <= ramout;
             end
             else
             begin
 35
           /*FOLDBEGINS 0 4 ""*/
           wrstrb <= pilotwrstrb_;
           ramindata <= pilotramin
           ramaddr <= pilotramaddr_;
           /*FOLDENDS*/
 40
              end
              ramout <= ramoutdata;
           assign ramaddr_ = (tapinit||framedata&&(valid2&&(count12==11)))? tapcount :
           fftcount:
  45
           assign ramaddrrev =
           {ramaddr [0],ramaddr_[1],ramaddr_[2],ramaddr_[3],ramaddr_[4],ramaddr_[5],
           ramaddr [6],ramaddr [7],ramaddr [8],ramaddr [9],ramaddr [10]);
                                         /*FOLDENDS*/
  50
                                         assign c_symbol = whichsymbol[0];
         /*FOLDBEGINS 0 0 ""*/
         always @(posedge clk)
  55
         begin
```

```
//$display(chan_val,,framedata,,frav,,firstfrav,,,,valid2,,valid4,,out_valid
          "avchannel, avchan, sumsqtemp, avlow, chan_val1,,);
          //$display(tps_valid,,out_tps,,tpscount,,tps_pilots[2]);
           //$display(in_data,,filtgo,,valid4,,tapload,,,nscat,,count12,,fftcount,,incw
  5
          hichsymbol...
          //tapcount,,ramaddr,,wrstrb,,rwtoggle
           ///(resynch,,valid,,fftcount,,ramaddr,,ramindata[23:12],,ramoutdata[23:12],,t
          apinit, tapinit2, tapcount, ramout[23:12],
          //tapi[0],,tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5]);
 10
          //$display(tapcount,,tapinit2,,valid4,,valid,,valid2,,wrstrb,,fftcount,,fram
          edata,,count12,,tapi[0],,tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5]);
          //$display(,,,,intouti,,intoutq,,out_valid,,,,valid4,,valid2,,chan_val,,ก็lt
          go,,framedata,,fftcount,,ramindata[23:12]);
 15
          //if(whichsymbol==1)
          $display(tapinit,,tapcount,,fftcount,,ramindata[23:12],,,,tapcount,,tapi[0]
          "tapi[1],,tapi[2],,tapi[3],,tapi[4],,tapi[5],,intsumi,,intsumq,,idata,,qda ta);
          //$display(framedata,,pilotaddr,,fftcount,,tapcount,,ramaddr,,ramout[23:12],
          ,ramindata[23:12],,prbs,,us_pilots,,uc_pilots,,ct_pilots,,out_valid,,,contl occount,,
          //tps_pilots[0],,tps_pilots[1],,tps_pilots[2]);
20
       /*FOLDENDS*/
       pilloc pilloc (.clk(clk), .resync(resync), .in_valid(in_valid), .in_data(in_data),
       .found_pilots(found_pilots), .which_symbol(which_symbol),
25
                            .cpoffset(cpoffset), .incfreq(incfreq),
                            .ramaddr(pilotramaddr_), .ramin(pilotramin_), .ramout(ramout),
                            .wrstrb(pilotwrstrb )):
       /*FOLDBEGINS 0 2 "functions"*/
       /*FOLDBEGINS 0 0 "tps demod "*/
30
       function [5:0] tps:
       input tpssign;
       input [4:0] tpscount;
       input [5:0] tpsmajcount;
       reg tpsflip;
35
       begin
            case(tpscount)
            5'b00001,5'b00011,5'b00100,5'b00110,5'b01011,5'b01110:
                  tpsflip = 0; //added1 since tpscount already incremented
                  default:
40
                  tpsflip = 1:
                  endcase
                 tps = (tpsflip^tpssign)? tpsmajcount - 1'b1 : tpsmajcount + 1'b1;
         end
         endfunction
45
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "pseudo function"*/
         function [11:0] pseudo:
         input [11:0] data:
50
         input flip:
         begin
            pseudo = flip? ~data + 1'b1 : data;
            end
            endfunction
55
            /*FOLDENDS*/
           /*FOLDBEGINS 0 0 "averager multiplier"*/
```

```
function [11:0] avmult;
           input [11:0] i;
           reg [23:0] res;
           begin
           res = (i*`AVERAGESF) + 23'h000800; //multiply and round
5
            avmult = res[23:12];
         end
         endfunction
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "filter tap multiplier"*/
10
         function [27:0] mult;
         input [11:0] i;
         input [11:0] j;
         reg [23:0] res;
         reg [11:0] modi;
15
         reg [11:0] invi;
         begin
            invi = -i + 1'b1:
            modi = i[11]? invi : i;
            res = (modi*j); //multiply and round
20
            mult = i[11]? {4'hf,~res} + 1'b1 : res;
         end
         endfunction
         /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "signed multiplier"*/
25
          function [23:0] smult;
          input [11:0] i;
          input [11:0] j;
          input signedj;
          reg [23:0] res;
30
          reg [11:0] modi;
          reg [11:0] modj;
          begin
             modi = i[11]? \sim i + 1'b1 : i;
             modj = (j[11]&\&signedj)? \sim j + 1'b1 : j;
 35
             res = (modi*modj);
             smult = (i[11]^{(i[11]\&\&signedj))? \sim res + 1'b1 : res;
          end
          endfunction
          /*FOLDENDS*/
 40
          /*FOLDBEGINS 0 0 "divider function"*/
          function [7:0] divider;
          input [11:0] dividend;
          input [11:0] divisor;
          input apsk;
 45
          reg [11:0] moddividend;
           reg signresult;
           reg [12:0] intval;
           reg [12:0] carry;
 50
          reg [7:0] divide;
           reg [8:0] signeddivide;
           integer i;
           begin
              signresult = dividend[11];
 55
              moddividend = dividend[11]? ~dividend + 1'b1 : dividend;
```

```
divide = 0:
             carry = qpsk? {1'b0,moddividend}:{moddividend,1'b0};
          /*FOLDBEGINS 0 2 ""*/
          for(i=0;i<8;i=i+1)
  5
          begin
                intval = carry - divisor;
                divide[7-i] = !intval[12];
                carry = (intval[12])? {carry[11:0],1'b0} : {intval[11:0],1'b0};
             end
10
             /*FOLDENDS*/
            //signeddivide = signresult? ~divide + 2'b10 : divide + 1'b1;
            signeddivide = signresult? {1'b1,~divide} + 2'b10 : {1'b0,divide} + 1'b1;
            //$displayb(signeddivide,,divide,,signresult,,constellation,,);
             divider = signeddivide[8:1];
15
          end
          endfunction
          /*FOLDENDS*/
          /*FOLDBEGINS 0 0 "divider function with soft decisions added"*/
          function [5:0] divplussoft:
20
          input [11:0] dividend;
          input [11:0] divisor;
          input [1:0] constellation;
          reg [11:0] moddividend:
          reg signresult;
25
          reg [12:0] intval;
          reg [12:0] carry;
          reg [8:0] divide;
         reg [10:0] signeddivide;
          reg [11:0] fracdivide;
30
         integer i;
         begin
            signresult = dividend[11];
            moddividend = dividend[11]? ~dividend + 1'b1 : dividend;
            divide = 0:
            carry = (constellation==0)? {1'b0,moddividend}:{moddividend,1'b0};
35
         /*FOLDBEGINS 0 2 """*/
         for(i=0;i<9;i=i+1)
         begin
               intval = carry - divisor;
40
               divide[8-i] = !intval[12];
               carry = (intval[12])? {carry[11:0],1'b0} : {intval[11:0],1'b0};
            end
            /*FOLDENDS*/
            signeddivide = signresult? {2'b11,~divide} + 1'b1 : {2'b0,divide};
45
            //$displayb(signeddivide,,divide,,signresult,,constellation,,);
         /*FOLDBEGINS 0 2 "gpsk"*/
         if(constellation==2'b0)
         begin
50
               //$writeh(,,signeddivide,,,,);
               signeddivide = signeddivide + 8'h80;
               //$writeh(signeddivide,,,,);
               if(signeddivide[10])
                 fracdivide = 9'h0;
55
                 if(signeddivide[9]||signeddivide[8])
```

```
fracdivide = 12'h700;
                 else
                begin
                 fracdivide = signeddivide[7:0] + {signeddivide[7:0],1'b0} +
                 {signeddivide[7:0],2'b0}; //*7
5
                 fracdivide = fracdivide + 8'h80;
              divplussoft = {3'b0,fracdivide[10:8]};
           end
10
           else
           /*FOLDENDS*/
         /*FOLDBEGINS 0 2 "16qam"*/
         if(constellation==2'b01)
         begin
              $writeh(,,signeddivide,,,,);
15
              signeddivide = signeddivide + 8'hc0;
              $writeh(,,signeddivide,,,,);
              if(signeddivide[10])
              begin.
                 signeddivide = 10'b0;
20
                 fracdivide = 9'h0;
              end
              else
              if(signeddivide[9]||(signeddivide[8:7]==2'b11))
              begin
25
                 fracdivide = 12'h380;
                 signeddivide = 10'h100;
               end
               else
               begin
30
                 fracdivide = signeddivide[6:0] + {signeddivide[6:0],1'b0} +
                 {signeddivide[6:0],2'b0}; //*7
                 fracdivide = fracdivide + 8'h40;
               divplussoft = {1'b0,signeddivide[8:7],fracdivide[9:7]};
35
            end
            /*FOLDENDS*/
         /*FOLDBEGINS 0 2 "32gam"*/
         else
40
         begin
               signeddivide = signeddivide + 8'he0;
               if(signeddivide[10])
               begin
                  signeddivide = 10'b0;
45
                  fracdivide = 9'h0;
               end
               if(signeddivide[9]||(signeddivide[8:6]==3'b111))
               begin
 50
                  signeddivide = 10'h180;
                  fracdivide = 9'h1c0;
               end
               else
               begin
 55
```

```
fracdivide = signeddivide[5:0] + {signeddivide[5:0],1'b0} +
                  {signeddivide[5:0],2'b0}; //*7
                  fracdivide = fracdivide + 8'h20:
 5
               divplussoft = {signeddivide[8:6],fracdivide[8:6]}:
            /*FOLDENDS*/
         end
         endfunction
10
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "PRBS alpha3/6/9/12 multiplier"*/
         function [10:0] alpha;
         input [1:0] which_symbol;
         begin
15
            case(which_symbol)
            2'b0:
            alpha = 11'b11111111111;
            2'b01:
            alpha = 11'b000111111111;
20
            2'b10:
            alpha = 11'b00000011111;
            2'b11:
            alpha = 11'b00000000011:
            endcase
25
         end
         endfunction
         /*FOLDENDS*/
         /*FOLDBEGINS 0 0 "PRBS alpha12 multiplier"*/
         function [10:0] alpha12;
30
         input [10:0] prbsin;
         reg [10:0] prbs0;
         reg [10:0] prbs1;
         reg [10:0] prbs2;
         reg [10:0] prbs3;
35
         reg [10:0] prbs4;
         reg [10:0] prbs5;
         reg [10:0] prbs6;
         reg [10:0] prbs7;
         reg [10:0] prbs8;
40
         reg [10:0] prbs9;
         reg [10:0] prbs10;
         begin
            prbs0 = \{prbsin[0] \land prbsin[2], prbsin[10:1]\}
            prbs1 = \{prbs0[0] \land prbs0[2], prbs0[10:1]\};
45
            prbs2 = \{prbs1[0] \land prbs1[2], prbs1[10:1]\};
            prbs3 = {prbs2[0] ^ prbs2[2] ,prbs2[10:1]};
            prbs4 = \{prbs3[0] \land prbs3[2], prbs3[10:1]\};
            prbs5 = {prbs4[0] ^ prbs4[2] ,prbs4[10:1]);
            prbs6 = {prbs5[0] ^ prbs5[2] ,prbs5[10:1]};
50
            prbs7 = \{prbs6[0] \land prbs6[2], prbs6[10:1]\};
            prbs8 = {prbs7[0] ^ prbs7[2] ,prbs7[10:1]};
            prbs9 = {prbs8[0] ^ prbs8[2] ,prbs8[10:1]};
            prbs10 = \{prbs9[0] \land prbs9[2], prbs9[10:1]\}
            alpha12 = {prbs10[0] ^ prbs10[2],prbs10[10:1]};
55
         end
```

endfunction

209

```
/*FOLDENDS*/
        /*FOLDENDS*/
     endmodule
5
                                          Listing 19
      /*FOLDBEGINS 0 0 "Copyright"*/
10
      Copyright (c) Pioneer Digital Design Centre Limited
      NAME: pilloc_rtl.v
15
      PURPOSE: Pilot location
                    June 1997 BY: J. Parker (C code)
      CREATED:
                        BY: T. Foxcroft
      MODIFIED:
20
      USED IN PROJECTS: cofdm only.
      /*FOLDENDS*/
25
       define FFTSIZE 2048
       'define SCATNUM 45
      module pilloc (clk, resync, in_valid, in_data, found_pilots, which_symbol, cpoffset,
      incfrea.
                          ramaddr, ramin, ramout, wrstrb);
30
                          /*FOLDBEGINS 0 0 "i/o"*/
                          input clk, resync, in_valid;
                          input [23:0] in_data;
                          output found_pilots;
                          output [1:0] which_symbol;
35
                          output [10:0] cpoffset;
                          output incfreq;
                          /*FOLDENDS*/
                          /*FOLDBEGINS 0 0 "ram i/o"*/
40
                          output [10:0] ramaddr;
                          reg [10:0] ramaddr_;
                          output [23:0] ramin;
                          input [23:0] ramout;
                          output wrstrb;
 45
                          reg [10:0] ramaddr;
                          reg [23:0] ramin;
                          reg wrstrb;
                          /*FOLDENDS*/
                          /*FOLDBEGINS 0 0 "vars"*/
 50
                           reg found pilots;
                           reg [1:0] which symbol;
                           reg [1:0] which_symbolcount;
                          reg [1:0] which_symbol_;
                           reg [10:0] cpoffset;
 55
                           reg incfreq;
```

```
reg found pilot;
                           reg [19:0] v;
                           reg [19:0] sum;
                           reg [3:0] splocoffset;
                           wire [10:0] carrier number;
 5
                           reg [10:0] continual pilot offset;
      rea resynch;
      reg [3:0] valid;
      reg [23:0] fftdata;
10
      reg [10:0] fftcount;
      reg contcomplete;
      reg firstcontsearch;
      reg finishedsearch;
      reg [4:0] firstscatcomplete;
15
      reg [4:0] failedtolock;
      reg [2:0] spmax;
      reg [2:0] spmaxfirst;
      reg [10:0] pilot offset;
20
      reg [1:0] sploc1zero;
      reg [10:0] sploc0;
      reg [5:0] sploc1;
      reg [10:0] splocmaxcount;
25
      reg [3:0] spoffset;
      reg [19:0] sumscat [11:0];
      reg [19:0] sumscatmax;
      reg [3:0] sumscatmaxno0;
      reg [3:0] sumscatmaxno1;
30
      wire [19:0] sumscat1;
      wire [19:0] sumscat3;
      wire [19:0] sumscat5;
      reg [11:0] sumscatfirst;
      reg [4:0] fftfinished;
      reg ramwritestop; //botch for development purposes
35
      wire [3:0] mod12fftcount;
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "continuous pilot location"*/
      reg [10:0] contloc;
40
      always @(sploc1)
      begin
         case(sploc1)
         6'b000000: contloc = 0;
         6'b000001: contloc = 48;
45
         6'b000010: contloc = 54;
         6'b000011: contloc = 87;
         6'b000100: contloc = 141;
         6'b000101: contloc = 156;
         6'b000110: contloc = 192;
         6'b000111: contloc = 201;
50
         6'b001000: contloc = 255:
         6'b001001: contioc = 279;
         6'b001010: contloc = 282:
         6'b001011: contloc = 333;
         6'b001100: contloc = 432;
55
         6'b001101: contloc = 450;
```

```
6'b001110: contloc = 483:
        6'b001111: contloc = 525;
        6'b010000: contloc = 531;
        6'b010001: contloc = 618;
        6'b010010: contloc = 636:
5
        6'b010011: contloc = 714;
        6'b010100: contloc = 759;
        6'b010101: contloc = 765;
        6'b010110: contloc = 780;
        6'b010111: contloc = 804:
10
        6'b011000: contloc = 873;
        6'b011001: contloc = 888:
        6'b011010: contloc = 918;
        6'b011011: contloc = 939;
        6'b011100: contloc = 942;
15
        6'b011101: contloc = 969;
        6'b011110: contloc = 984;
        6'b011111: contloc = 1050;
         6'b100000: contloc = 1101;
         6'b100001: contloc = 1107;
20
         6'b100010: contloc = 1110;
         6'b100011: contloc = 1137;
         6'b100100: contloc = 1140;
         6'b100101: contloc = 1146;
         6'b100110: contloc = 1206;
25
         6'b100111: contloc = 1269;
         6'b101000: contloc = 1323;
         6'b101001: contloc = 1377;
         6'b101010: contloc = 1491;
         6'b101011: contloc = 1683;
30
         default: contloc = 1704;
         endcase
      end
      /*FOLDENDS*/
35
      always @(posedge clk)
      begin
         resynch <= resync;
         if(resynch)
40
         begin
            valid
                     <= 4'b0:
                       <= 11'b0;
            fftcount
            firstscatcomplete <= 5'b0;
                      <= 20'b0;
            sum
                       <= 11'b0;
45
            sploc0
                       <= 6'b0;
            sploc1
            contcomplete <= 1'b0;
            failedtolock <= 5'b0:
                       <= 1'b0:
            spmax
                         <= 1'b0:
            spmaxfirst
 50
            ramwritestop <= 1'b0;
            found_pilots
                          <= 1'b0:
                          <= 1'b0;
            found pilot
            firstcontsearch <= 1'b0;
            finishedsearch <= 1'b0;
 55
            which symbolcount <= 2'b0;
```

```
<= 1'b0:
           incfreq
         end
         else
         begin
            incfreq <= !failedtolock[1]&&failedtolock[0]&&fftfinished[4];
5
            found pilots <= !found_pilot&&finishedsearch;
            found_pilot <= finishedsearch;
            valid[0] <= in valid;
            valid[1] <= valid[0];
            valid[2] <= valid[1];
10
            valid[3] <= valid[2];
            fftdata <= in data;
            if(valid[0]&&!finishedsearch)
               fftcount <= fftcount + 1'b1;
               //if(fftfinished[0])
15
               // $display("frame",,fftcount);
               //if(incfreq)
               // $display("tweek");
      /*FOLDBEGINS 0 4 "locate continual pilots"*/
20
                   <= spmax[0];
      spmax[1]
                   <= spmax[1];
      spmax[2]
      spmaxfirst[1] <= spmaxfirst[0];
      spmaxfirst[2] <= spmaxfirst[1];
      //if(fftfinished[3])
25
      // $display(spoffset,,which_symbol);
            if(fftfinished[3])
            begin
               failedtolock[1] <= failedtolock[0];
30
               failedtolock[2] <= failedtolock[1];
               failedtolock[3] <= failedtolock[2];
               failedtolock[4] <= failedtolock[3];
               if(failedtolock[0])
35
               begin
            /*FOLDBEGINS 0 2 ""*/
            if(failedtolock[4])
                     failedtolock[0] <= 1'b0;
                     firstscatcomplete <= 5'b0;
40
                     ramwritestop <= 1'b0;
                     firstcontsearch <= 1'b0;
               /*FOLDENDS*/
               end
               else
45
               begin
            /*FOLDBEGINS 0 4 ""*/
            firstscatcomplete[0] <= 1'b1;
            firstcontsearch <= !firstscatcomplete[0];
            ramwritestop <= !ramwritestop | finishedsearch;
50
             contcomplete <= ramwritestop;
             if(!finishedsearch&&firstscatcomplete[0]&&ramwritestop)
             begin
                     finishedsearch <= firstcontsearch? 1'b0:
                     (cpoffset==continual_pilot_offset);
55
                   cpoffset <= continual pilot offset;
```

```
failedtolock[0] <= !firstcontsearch&&(cpoffset!=continual_pilot_offset);
                end
                /*FOLDENDS*/
              end
             end
5
              else
              begin
              firstscatcomplete[1] <= firstscatcomplete[0]&&!contcomplete;
              firstscatcomplete[2] <= firstscatcomplete[1];
              if(firstscatcomplete[0]&&!finishedsearch&&!contcomplete&&!finishedsearch
10
                  &&(sploc1==44)&&(sploc0==splocmaxcount))
                  contcomplete <= 1'b1;
           end
           if(found pilots)
               $display(which_symbol,,cpoffset,,spoffset);
15
                //$display(sum,,contcomplete,,ramwritestop,,which_symbol,,spoffset,,,splo
           c0..splocmaxcount,,v,,,,,fftfinished[3],,finishedsearch);
                //$display(fftcount,,firstscatcomplete[0],,ramwritestop,,spoffset,,sumsca
           tmaxno1,,,,finishedsearch,,found_pilots,,
20
               //pilot offset,,which_symbol,,,,cpoffset,,failedtolock);
               sploc1zero[0] \le (sploc1 == 0);
               sploc1zero[1] <= sploc1zero[0];
            if(firstscatcomplete[0]&&!finishedsearch&&!contcomplete&&!finishedsearch)
25
                beain
              if(sploc1==44)
              begin
            /*FOLDBEGINS 0 4 ""*/
30
            //$display(sploc0,,splocmaxcount):
            pilot offset <= sploc0 + splocoffset;
            which symbol <= which_symbol_ - which_symbolcount;
            if(sploc0==splocmaxcount)
            begin
 35
                              <= 11'b0;
                    sploc0
                    //contcomplete <= 1'b1:
                    which symbolcount <= 2'b0;
                 end
                  else
 40
                  begin
                    sploc0 \le sploc0 + 2b11:
                    which symbolcount <= which_symbolcount + 1'b1;
                  if(sploc0==0)
 45
                    spmaxfirst[0] <= 1'b1:
                    sploc1 <= 6'b0:
                    spmax[0] <= 1'b1;
                     /*FOLDENDS*/
               end
 50
               else
               begin
             /*FOLDBEGINS 0 4 ""*/
             sploc1 \le sploc1 + 1'b1;
             spmax[0] <= 1'b0;
 55
             spmaxfirst[0] <= 1'b0;
```

```
/*FOLDENDS*/
              end
              end
              if(firstscatcomplete[2])
5
              begin
              if(sploc1zero[1])
              sum <= modulus(ramout[23:12],ramout[11:0]);
              sum <= modulus(ramout[23:12],ramout[11:0]) + sum;</pre>
10
           end
           /*FOLDENDS*/
         /*FOLDBEGINS 0 2 "search for largest continous pilot correlation"*/
         if(spmax[2])
         begin
15
           if(spmaxfirst[2])
           begin
              v \le sum;
              continual pilot offset <= pilot offset;
20
            else
            begin
              if(sum>v)
              begin
                 v <= sum;
25
                 continual pilot_offset <= pilot_offset;
              end
              end
               //$display(sum,,continual_pilot_offset,,contcomplete,,ramwritestop,,which
30
            symbol,,spoffset,,,sploc0,,splocmaxcount,,v);
              //$display(sum);
         end
         /*FOLDENDS*/
35
       assign carrier_number = contloc + sploc0 + splocoffset;
       /*FOLDBEGINS 0 0 "scattered pilot offset mod 3"*/
       always @(spoffset)
       begin
         splocoffset = 2'b0;
40
         splocmaxcount = 342;
         which_symbol_ = 2'b0;
         case(spoffset)
            4'b0000,4'b0011,4'b0110,4'b1001:
45
            begin
               splocoffset = 2'b0;
               splocmaxcount = 342;
            4'b0001,4'b0100,4'b0111,4'b1010:
 50
               splocoffset = 2'b01;
               splocmaxcount = 339;
            //4'b0010,4'b0101,4'b1000,4'b1011:
            default:
 55
            begin
```

```
splocoffset = 2'b10;
              splocmaxcount = 339;
           end
           endcase
           case(spoffset)
5
           4'b0000,4'b0001,4'b0010:
           which_symbol_ = 2'b0;
           4'b0011,4'b0100,4'b0101:
           which_symbol_ = 2'b01;
           4'b0110.4'b0111,4'b1000:
10
           which_symbol_ = 2'b10;
           //4'b1001,4'b1010,4'b1011:
           default:
              which_symbol_ = 2'b11;
              endcase
15
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 1 0 "Search for scattered pilots"*/
      always @(posedge clk)
20 .
      begin
         if(resynch)
         sumscatfirst <= 12'hfff;
         else
25
         if(valid[0]&&!finishedsearch)
       /*FOLDBEGINS 1 2 "do the accumulations"*/
       case(mod12fftcount)
       4'h0:
30
       begin
            sumscat[0] <= (sumscatfirst[0])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[0] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[0] <= 1'b0;
35
         end
         4'h1:
         begin
            sumscat[1] <= (sumscatfirst[1])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[1] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[1] <= 1'b0;
40
         end
         4'h2:
          begin
            sumscat[2] <= (sumscatfirst[2])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[2] + modulus(fftdata[23:12],fftdata[11:0]);
 45
            sumscatfirst[2] <= 1'b0;
          end
          4'h3:
          begin
            sumscat[3] <= (sumscatfirst[3])? modulus(fftdata[23:12],fftdata[11:0]):
 50
            sumscat[3] + modulus(fftdata[23:12],fftdata[11:0]);
             sumscatfirst[3] <= 1'b0;
          end
          4'h4:
          begin
 55
```

```
sumscat[4] <= (sumscatfirst[4])? modulus(fftdata[23:12],fftdata[11:0]):
           sumscat[4] + modulus(fftdata[23:12],fftdata[11:0]);
           sumscatfirst[4] <= 1'b0;
        end
5
         4'h5:
         begin
           sumscat[5] <= (sumscatfirst[5])? modulus(fftdata[23:12],fftdata[11:0]):
           sumscat[5] + modulus(fftdata[23:12],fftdata[11:0]);
           sumscatfirst[5] <= 1'b0;
10
         end
         4'h6:
         begin
            sumscat[6] <= (sumscatfirst[6])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[6] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[6] <= 1'b0;
15
         end
         4'h7:
         begin
            sumscat[7] <= (sumscatfirst[7])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[7] + modulus(fftdata[23:12],fftdata[11:0]);
20
            sumscatfirst[7] <= 1'b0;
         end
         4'h8:
         begin
25
            sumscat[8] <= (sumscatfirst[8])? modulus(fftdata[23:12],fftdata[11:0]) :</pre>
            sumscat[8] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[8] <= 1'b0;
         end
30
         4'h9:
         begin
            sumscat[9] <= (sumscatfirst[9])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[9] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[9] <= 1'b0;
         end
35
         4'ha:
         beain
            sumscat[10] <= (sumscatfirst[10])? modulus(fftdata[23:12],fftdata[11:0]):
            sumscat[10] + modulus(fftdata[23:12],fftdata[11:0]);
            sumscatfirst[10] <= 1'b0;
40
          end
          default:
          begin
            sumscat[11] <= (sumscatfirst[11])? modulus(fftdata[23:12],fftdata[11:0]):
             sumscat[11] + modulus(fftdata[23:12],fftdata[11:0]);
45
             sumscatfirst[11] <= 1'b0;
          end
          endcase
          /*FOLDENDS*/
          else if(fftfinished[0])
 50
             sumscatfirst <= 12'hfff;
             end
       /*FOLDBEGINS 1 0 "Find offset"*/
       if(resynch)
             fftfinished <= 5'b0;
 55
             else
```

```
begin
           fftfinished[0] <= valid[0]&&!finishedsearch&&(fftcount==2047);
           fftfinished[1] <= fftfinished[0]:
           fftfinished[2] <= fftfinished[1];
           fftfinished[3] <= fftfinished[2];
5
           fftfinished[4] <= fftfinished[3];
        if(!ramwritestop)
        beain
           if(fftfinished[0])
10
           begin
              sumscat[0] <= (sumscat[0] > sumscat[1])? sumscat[0] : sumscat[1];
              sumscat[1] <= (sumscat[0] > sumscat[1])? 0 : 1;
              sumscat[2] <= (sumscat[2] > sumscat[3])? sumscat[2] : sumscat[3];
              sumscat[3] <= (sumscat[2] > sumscat[3])? 2 : 3;
15
              sumscat[4] <= (sumscat[4] > sumscat[5])? sumscat[4] : sumscat[5];
              sumscat[5] <= (sumscat[4] > sumscat[5])? 4 : 5;
              sumscat[6] <= (sumscat[6] > sumscat[7])? sumscat[6] : sumscat[7];
              sumscat[7] \le (sumscat[6] > sumscat[7])? 6:7;
              sumscat[8] <= (sumscat[8] > sumscat[9])? sumscat[8] : sumscat[9];
20
              sumscat[9] <= (sumscat[8] > sumscat[9])? 8:9;
              sumscat[10] <= (sumscat[10]>sumscat[11])? sumscat[10] : sumscat[11];
              sumscat[11] <= (sumscat[10]>sumscat[11])? 10:11;
25
            end
           if(fftfinished[1])
            begin
              sumscat[0] <= (sumscat[0] > sumscat[2])? sumscat[0] : sumscat[2];
              sumscat[1] <= (sumscat[0] > sumscat[2])? sumscat[1] : sumscat[3];
              sumscat[2] <= (sumscat[4] > sumscat[6])? sumscat[4] : sumscat[6];
30
              sumscat[3] <= (sumscat[4] > sumscat[6])? sumscat[5] : sumscat[7];
              sumscat[4] <= (sumscat[8] > sumscat[10])? sumscat[8] : sumscat[10];
              sumscat[5] <= (sumscat[8] > sumscat[10])? sumscat[9] : sumscat[11];
            if(fftfinished[2]&&!ramwritestop)
35
               spoffset <= sumscatmaxno1:
               end
               if(fftfinished[0])
               begin
            $display(sumscat[0]);
40
            $display(sumscat[1]);
            $display(sumscat[2]);
            $display(sumscat[3]);
            $display(sumscat[4]);
            $display(sumscat[5]);
 45
            $display(sumscat[6]);
            $display(sumscat[7]);
            $display(sumscat[8]);
            $display(sumscat[9]);
             $display(sumscat[10]);
 50
             $display(sumscat[11]);
             $display();
          end
 55
       end
```

```
always @(sumscat[0] or sumscat[1] or sumscat[2] or sumscat[3] or sumscat[4] or
      sumscat[5]
                  or sumscat1 or sumscat3 or sumscat5)
                  begin
5
        sumscatmax = (sumscat[0] > sumscat[2])? sumscat[0] : sumscat[2];
        sumscatmaxno0 = (sumscat[0] > sumscat[2])? sumscat1[3:0] : sumscat3[3:0];
        sumscatmaxno1 = (sumscatmax > sumscat[4])? sumscatmaxno0 : sumscat5[3:0];
      assign mod12fftcount = mod12(fftcount):
      assign sumscat1 = sumscat[1];
10
      assign sumscat3 = sumscat[3];
      assign sumscat5 = sumscat[5];
      /*FOLDENDS*/
      /*FOLDENDS*/
15
      /*FOLDBEGINS 0 0 "ram"*/
      always @(posedge clk)
         ramaddr <= ramaddr;
         always @(ramwritestop or valid or finishedsearch or fftcount or carrier number or
20
      ramwritestop or ramaddr_ or fftdata)
         begin
         ramaddr = ramaddr ;
         if(!ramwritestop)
25
         begin
            if(valid[0]&&!finishedsearch)
            ramaddr = {fftcount[0],fftcount[1],fftcount[2],fftcount[3],fftcount[4],fftcount[
              51.fftcount[6],
                          fftcount[7],fftcount[8],fftcount[9],fftcount[10]);
30
                          end
                          else
            ramaddr = carrier_number;
            ramin = fftdata;
           wrstrb = !(!ramwritestop&&valid[1]):
35
      end
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "modulus approximation function"*/
      function [11:0] modulus;
40
      input [11:0] i;
      input [11:0] j;
      reg [11:0] modi;
      reg [11:0] modj;
      begin
         modi = (i[11]? \sim i : i) + i[11];
45
         modj = (j[11]? \sim j : j) + j[11];
         modulus = modi + modi;
      end
      endfunction
50
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "mod12"*/
      function [3:0] mod12;
      input [10:0] count;
      reg [14:0] onetwelfth:
55
      reg [7:0] modulus12;
      parameter TWELFTH = 12'haab;
```

```
begin
        onetwelfth = {count[0],count[1],count[2],count[3],count[4],count[5],count [6],
        count[7],count[8],count[9],count[10]) * TWELFTH;
        modulus12 = {onetwelfth[14:9],1'b0} + onetwelfth[14:9] + 4'h8; //*12
        mod12 = modulus12[7:4];
5
      /*FOLDENDS*/
      endfunction
      endmodule
10
                                            Listing 20
      // Sccsld: @(#)bch_decode.v
                                        1.2 8/22/97
      /*FOLDBEGINS 0 0 "copyright"*/
15
      // Copyright (c) 1997 Pioneer Digital Design Centre Limited
      // NAME: BCH_rtl.v
      // PURPOSE: BCH decoder for TPS pilots. Flags up to two error
20 -
           positions using search technique.
      /*FOLDENDS*/
       define DATA0_SIZE 7'b0110100
25
       define DATA1_SIZE 7b0110111
       module bch_decode (clk, resync, in_data, in_valid, in_finalwrite, out_valid, out_data);
       /*FOLDBEGINS 0 0 "I/Os"*/
30
       input clk, resync;
       input in_data, in_valid, in_finalwrite;
       output out_valid;
output out_data;
       reg out_data;
       reg out_valid;
35
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "variables"*/
       reg resynch;
       reg valid;
       reg finalwrite;
40
       reg indata;
       reg [6:0] S0;
       reg [6:0] S1;
       reg [6:0] S2;
       reg [6:0] count;
 45
       reg search1error, found2error, oneerror, twoerror:
       wire twoerror_;
       reg noerrors;
       reg delay0, delay1, delay2;
 50
       reg [6:0] Gs0;
       reg [6:0] Gs1;
       reg [6:0] Gs2;
       /*FOLDENDS*/
       always @(posedge clk)
 55
        begin
```

```
/*FOLDBEGINS 0 2 "read in data and calculate syndromes"*/
       resynch <= resync;
       if(resynch)
       begin
 5
        valid
                <= 1'b0;
               <= 7'b0;
         S0
               <= 7'b0:
         S1
               <= 7'b0:
         S2
       end
10
       else
       begin
        valid <= in_valid;
        if(delay1&&twoerror)
        begin
        /*FOLDBEGINS 0 4 "update after one in two errors found"*/
15
          S0 \le S0^Gs0:
          S1 <= S1^Gs1;
          S2 <= S2^Gs2;
             /*FOLDENDS*/
20
             end
             else if(valid)
             begin
          S0 <= indata ^ MULTA1(S0);
          S1 <= indata ^ MULTA2(S1);
          S2 <= indata ^ MULTA3(S2);
25
        end
        end
        indata <= in_data;
        /*FOLDENDS*/
        /*FOLDBEGINS 0 2 "out_valid control"*/
30
       if(resynch)
       begin
        delay0
                 <= 1'b0:
35
        delay1
                 <= 1'b0:
        delay2
                 <= 1'b0:
        out valid <= 1'b0;
        finalwrite <= 1'b0;
       end
40
       else
       begin
        finalwrite <= in finalwrite;
        if(valid&&finalwrite)
          delay0 <= 1'b1;
45
          else
          if(count == `DATA1 SIZE-4)
          delay0 <= 1'b0;
        delay1
                 <= delay0;
        delay2 <= delay1;
50
        out valid <= delay2;
       end
       /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "error search algorithm"*/
      if(delay0&&!delay1)
55
        noerrors \leq (S0 == 7'b0);
```

```
search1error <= (GFULL(S0,S1) == S2);
         found2error <= 1'b0:
         twoerror <= 1'b0;
         count <= 7'b0:
         Gs0 <= 7'h50;
 5
         Gs1 <= 7'h20;
         Gs2 <= 7'h3d;
        end
        else
        if(delay1)
10
        begin
         oneerror \leq ((S0^{\circ}Gs0) == 7'b0)\&\&search1error:
         twoerror <= twoerror_;
         if(twoerror_)
15
         begin
           search1error <= 1'b1;
          found2error <= 1'b1;
         end
         Gs0 \le DIV1(Gs0);
         Gs1 \leftarrow DIV2(Gs1);
20
         Gs2 \leftarrow DIV3(Gs2);
         count <= count + 1'b1;
        end
        out_data <= (twoerror||oneerror)&&!noerrors;
         /*FOLDENDS*/
25
          assign twoerror_ = ( GFULL((S0^Gs0),(S1^Gs1)) ==
       (S2^Gs2))&&!found2error&&!twoerror;
          /*FOLDBEGINS 0 0 "functions"*/
          /*FOLDBEGINS 0 0 "GFULL function"*/
30
          function [6:0] GFULL;
         input [6:0] X;
         input [6:0] Y;
         reg [6:0] A0, A1, A2, A3, A4, A5, A6;
35
         integer i;
         begin
          A0 = X
          A1 = \{A0[5], A0[4], A0[3], A0[2] ^ A0[6], A0[1], A0[0], A0[6]\};
          A2 = \{A1[5], A1[4], A1[3], A1[2] ^ A1[6], A1[1], A1[0], A1[6]\};
40
          A3 = \{A2[5], A2[4], A2[3], A2[2] \land A2[6], A2[1], A2[0], A2[6]\};
          A4 = \{A3[5], A3[4], A3[3], A3[2] ^ A3[6], A3[1], A3[0], A3[6]\};
          A5 = \{A4[5], A4[4], A4[3], A4[2] ^ A4[6], A4[1], A4[0], A4[6]\}
          A6 = {A5[5],A5[4],A5[3],A5[2] ^ A5[6],A5[1],A5[0],A5[6]};
 45
          for(i=0;i<7;i=i+1)
          begin
            A0[i] = A0[i] && Y[0];
            A1[i] = A1[i] && Y[1];
            A2[i] = A2[i] && Y[2];
 50
            A3[i] = A3[i] && Y[3];
            A4[i] = A4[i] && Y[4];
            A5[i] = A5[i] && Y[5]
            A6[i] = A6[i] && Y[6];
 55
          GFULL = A0 ^ A1 ^ A2 ^ A3 ^ A4 ^ A5 ^ A6:
```

222

```
end
       endfunction
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "MULTA1 function"*/
       function [6:0] MULTA1;
5
       input [6:0] X;
       begin
         MULTA1 = \{X[5], X[4], X[3], X[2] ^ X[6], X[1], X[0], X[6]\};
         end
10
      endfunction
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "MULTA2 function"*/
      function [6:0] MULTA2:
       input [6:0] X;
       begin
15
         MULTA2 = \{X[4], X[3], X[2]^{X}[6], X[1]^{X}[5], X[0], X[6], X[5]\};
         end
      endfunction
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "MULTA3 function"*/
20
      function [6:0] MULTA3;
       input [6:0] X;
        beain
         MULTA3 = \{X[3], X[2]^{X}[6], X[1]^{X}[5], X[0]^{X}[4], X[6], X[5], X[4]\}
25
         end
      endfunction
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "DIV1 function"*/
      function [6:0] DIV1;
30
        input [6:0] X;
        begin
         DIV1 = \{X[0], X[6], X[5], X[4], X[3]^{X}[0], X[2], X[1]\};
         end
      endfunction
      /*FOLDENDS*/
35
       /*FOLDBEGINS 0 0 "DIV2 function"*/
      function [6:0] DIV2;
        input [6:0] X;
        begin
         DIV2 = \{X[1],X[0],X[6],X[5],X[4]^X[1],X[3]^X[0],X[2]\};
40
         end
       endfunction
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "DIV3 function"*/
       function [6:0] DIV3;
45
        input [6:0] X;
        begin
         DIV3 = \{X[2], X[1], X[0], X[6], X[5]^{X[2]}, X[4]^{X[1]}, X[3]^{X[0]}\};
         end
50.
       endfunction
       /*FOLDENDS*/
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 """*/
       //always @(posedge clk)
       // $display(in valid,,in_data,,in_finalwrite,,,,out valid,,out data,,,$0,,$1,,$2,,,);
55
       //always @(psedge clk)
```

```
// $display(resynch,,in_valid,,in_data,,out_valid,,S0,,S1,..,count,,,delay0,,del
      ay1,,delay2,,,,
     // ,,,,delay2,,noerrors,,oneerror,,twoerror,,out data,,out valid);
      //always @(posedge clk)
      // $display(in_valid,,in_data,,,,out_valid,,out_data,,,S0,,S1,,S2,,,);
5
      //always @(posedge clk)
      // $display(in valid,,in data,,,,out valid,,out data,,,$0,,$1,,$2,,,);
      /*FOLDENDS*/
      endmodule
10
                                            Listing 21
      // SccsId: @(#)tps.v
                                  1.2 9/15/97
      /*FOLDBEGINS 0 0 "copyright"*/
15
      // Copyright (c) 1997 Pioneer Digital Design Centre Limited
      // NAME: tps_rtl.v
      // PURPOSE: Demodulates TPS pilots using DPSK. Finds sync bits.
20
          Corrects up to two errors using BCH.
          (DPSK produces two errors for each transmission error)
      // HISTORY:
      // 15/9/97 PK Added scan IO ports, te, tdin ,tdout
25
      /*FOLDENDS*/
      'define SYNCSEQ0 16'b0111011110101100
      'define SYNCSEQ1 16'b1000100001010011
       module tps (resync, clk, tps valid, tps pilot, tps sync, tps data, upsel, upaddr,
30
      uprstr, lupdata,
                       te, tdin, tdout);
                       /*FOLDBEGINS 0 0 "i/os"*/
                       input resync, clk, tps valid, tps pilot, upsel, uprstr, te, tdin;
                       input [1:0] upaddr;
35
                       inout [7:0] lupdata;
                       output tps_sync, tdout;
                       output [30:0] tps_data;
                       /*FOLDENDS*/
                       /*FOLDBEGINS 0 0 "registers"*/
40
                       rea resynch;
                       reg [1:0] foundsync;
                       reg [66:0] tpsreg;
reg [15:0] syncreg;
                       reg [1:0] tpsvalid;
45
                       reg [1:0] pilot;
                       reg tps sync;
                       reg [7:0] bch count;
                       reg [2:0] bch_go;
                       reg bch_finalwrite;
 50
                       wire bch data;
                       wire bch valid;
                       wire bch_error;
                       integer i;
                       wire upsel0:
 55
                       wire upsel1;
```

wire upsel2;

```
wire upsel3:
                       /*FOLDENDS*/
 5
      always @(posedge clk)
      begin
      /*FOLDBEGINS 0 2 "Synchronise to TPS"*/
         resynch <= resync;
         if(tpsvalid[0]&&!(foundsync[0]||foundsync[1]||tps_sync))
10
            tpsreg[66] <= pilot[1]^pilot[0];
            for(i=0;i<66;i=i+1)
              tpsreg[i] <= tpsreg[i+1];
15
              end
              else
           if(bch_valid&&bch_error)
           tpsreg[bch_count] <= !tpsreg[bch_count];</pre>
         if(tpsvalid[0]&&(foundsync[0]||foundsync[1]))
20
         begin
            syncreg[15] <= pilot[1]^pilot[0];
           for(i=0;i<15;i=i+1)
              syncreg[i] <= syncreg[i+1];
              end
25
         pilot[0] <= tps pilot;
         pilot[1] \le pilot[0];
         if(resynch)
         begin
30
                      <= 2'b0;
           tpsvalid
                      <= 1'b0;
           tps sync
           bch go
                      <= 3'b0:
           bch finalwrite <= 1'b0:
           bch_count <= 8'b0;
35
           foundsync <= 2'b0;
         end
         else
         begin
           tpsvalid[0] <= tps valid;
           tpsvalid[1] <= tpsvalid[0];
40
           bch_go[1] \le bch_go[0];
           bch go[2] <= bch_go[1];
           bch_finalwrite <= (bch_count == 65)&&bch_go[2];
           if((bch_count == 52)\&\&bch_valid)
45
              tps_sync <= 1'b1;
              /*FOLDBEGINS 0 2 "counter"*/
           if(bch count == 66)
           bch count <= 8'b0;
           else if(tpsvalid[1]&&!(foundsync[0] || foundsync[1]))
50
              if(tpsreg[15:0] == `SYNCSEQ1)
              bch count <= 8'hfe;
                                      II-2
              if(tpsreg[15:0] == `SYNCSEQ0)
              bch count <= 8'hfe;
55
           end
           else if(tpsvalid[1]&&(bch_count==15)&&(foundsync[0] || foundsync[1]))
```

```
//-2
                                       bch count <= 8'hfe;
                                       else
                                       begin
                                 if(bch_valid || bch_go[0] || ((foundsync[0] || foundsync[1])&&tpsvalid[0]))
                                 bch count <= bch_count + 1'b1;
  5
                           /*FOLDENDS*/
                     /*FOLDBEGINS 0 2 "BCH + second SYNC rea control"*/
                     if(bch_count == 66)
                     begin
10
                                 bch go <= 3'b0;
                                  end
                                  else if(tpsvalid[1])
                                  begin
15
                                  if(foundsync[0] || foundsync[1])
                                  begin
                                         if(bch_count==15)
                                         begin
                                               if(((syncreg[15:0] == `SYNCSEQ0)&&foundsync[1])|| ((syncreg[15:0]))|| ((syncreg[15:0])|| ((syncreg[15:0])|
20.
                                                      == `SYNCSEQ1)&&foundsync[0]) )
                                               bch_go[0] <= 1'b1;
                                               foundsync <= 2'b0;
                                         end
25
                                         end
                                         else
                                         beain
                                         if(tpsreg[15:0] == `SYNCSEQ1)
                                         foundsync[1] <= 1'b1;
 30
                                         if(tpsreg[15:0] == `SYNCSEQ0)
                                         foundsync[0] <= 1'b1;
                                   end
                                   end
                                   /*FOLDENDS*/
 35
                       end
                       /*FOLDENDS*/
                 end
                 assign bch_data = tpsreg[bch_count];
                 /*FOLDBEGINS 0 0 """*/
  40
                 //always @(posedge clk)
                 //begin
                 // $write(tps_valid,,tps_sync,,tps_pilot,,tpsvalid[1],,pilot,,,,,
                 // bch_finalwrite,,,,,,bch_go[2],,bch_data,,bch_valid,,bch_error,,bch_count,,tps
  45
                    sync,,,,);
                 // $displayb(tpsreg,,syncreg,,foundsync);
                 //end
                 /*FOLDENDS*/
                 /*FOLDBEGINS 0 0 "micro access"*/
                  assign upsel0 = upsel&&uprstr&&!upaddr[1]&&!upaddr[0];
  50
                  assign upsel1 = upsel&&uprstr&&!upaddr[1]&& upaddr[0];
                  assign upsel2 = upsel&&uprstr&& upaddr[1]&&!upaddr[0];
                  assign upsel3 = upsel&&uprstr&& upaddr[1]&& upaddr[0];
                  assign lupdata = upsel0? {1'b0,tps_data[30:24]}: 8'bz,
                                        lupdata = upsel1? tps_data[23:16]: 8'bz,
   55
                                        lupdata = upsel2? tps_data[15:8]: 8'bz,
```

```
lupdata = upsel3? tps_data[7:0] : 8'bz;
      /*FOLDENDS*/
      assign tps_data = tpsreg[52:22];
      bch_decode bch1 (.clk(clk), .resync(resync), .in_valid(bch_go[2]),
      .in_finalwrite(bch_finalwrite), .in_data(bch_data),
 5
                           .out_valid(bch_valid), .out_data(bch_error));
                           endmodule
10
                                         Listing 22
      //SccsID = %W% %G%
      //FOLDBEGINS 0 0 "Copyright (c) 1997 Pioneer Digital Design Centre Limited ..."
15
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
      NAME: sydint_rtl.v
20
      PURPOSE: <a one line description>
      CREATED: Thu 14 Aug 1997 BY: Paul(Paul McCloy)
      MODIFICATION HISTORY:
      15/9/97 PK Increased width to 13 to allow for bad_carrier flag
25
      //FOLDENDS
     //FOLDBEGINS 0 0 "module symdint ... <- top level"
30
      module symdint
      //FOLDBEGINS 0 0 "pins ..."
35
         out data,
         valid.
         d_symbol,
         valid_in,
         demap_data,
40
         odd_symbol,
         symbol,
         carrier0.
         constellation,
45
     //FOLDBEGINS 0 3 "ram pins ..."
     ram a,
     ram di,
     ram do,
50
     ram_wreq,
     //FOLDENDS
     //FOLDBEGINS 0 3 "scan pins ..."
     tdin,
55
     tdout,
```

```
//FOLDENDS
         nrst,
         clk
 5
      IIFOLDENDS
        parameter WIDTH = 13; // Modified by PK 15/9/97; 12->13
        parameter ADDR_WIDTH = 11;
10
      //FOLDBEGINS 0 2 "outputs ..."
      output tdout;
        output valid;
15
        output [17:0]out_data;
        output d_symbol;
        output [ADDR_WIDTH-1:0]ram_a;
         output [WIDTH-1:0]ram_di;
20
         output ram_wreq;
         //FOLDENDS
      //FOLDBEGINS 0 2 "inputs ..."
         input valid_in;
25
         input [WIDTH-1:0]demap_data;
         input odd_symbol;
         input symbol;
         input carrier0;
         input [WIDTH-1:0]ram do;
30
         input [1:0]constellation;
         input tdin, te;
35
         input nrst, clk;
         //FOLDENDS
      //FOLDBEGINS 0 2 "regs / wires ..."
         //FOLDBEGINS 0 0 "inputs regs ..."
40
         reg valid in_reg;
         reg [WIDTH-1:0]demap_data_reg;
         reg odd_symbol_reg;
         reg symbol_reg;
45
         reg [WIDTH-1:0]ram_do_reg;
         reg [1:0]constellation_reg;
         //FOLDENDS
         //FOLDBEGINS 0 0 "output regs ..."
         reg valid;
 50
         reg [17:0]out_data;
         reg d_symbol;
         reg [ADDR_WIDTH-1:0]ram_a;
 55
         reg [WIDTH-1:0]ram_di;
```

```
reg ram_wreq;
        //FOLDENDS
        //FOLDBEGINS 0 0 "instate reg ... "
5
        parameter INSTATE_WAIT_SYMBOL = 2'd0;
        parameter INSTATE_WAIT_VALID = 2'd1; parameter INSTATE_WRITE = 2'd2;
        parameter INSTATE_WRITE_RAM = 2'd3;
10
        reg [1:0]instate reg;
        //FOLDENDS
        //FOLDBEGINS 0 0 "outstate reg ..."
        parameter OUTSTATE WAIT WRITEFINISHED = 3'd0:
15
        parameter OUTSTATE WAITO
                                            = 3'd1;
        parameter OUTSTATE_WAIT1
parameter OUTSTATE_READRAM
                                            = 3'd2;
                                                = 3'd3;
         parameter OUTSTATE_WAIT2
                                            = 3'd4:
         parameter OUTSTATE_OUTPUTDATA
                                                    = 3'd5:
20
                                            = 3'd6;
        parameter OUTSTATE WAIT3
         reg [2:0]outstate_reg;
         //FOLDENDS
25
         reg [ADDR WIDTH-1:0] read addr reg;
         reg [WIDTH-1:0]data_reg;
         reg next_read_reg, next_write_reg;
         reg frist_data_reg;
30
         reg odd_read_reg, odd_write_reg;
         reg sym_rst_read_reg, sym_rst_write_reg;
         reg [17:0] demapped;
         reg [3:0] iminus;
         reg [3:0] qminus;
35
         reg [8:0] outi;
         reg [8:0] outa;
         reg [5:0] demap;
40
         //FOLDBEGINS 0 0 "wires ..."
         wire [ADDR_WIDTH-1:0]address_read, address_write;
         wire finished read, finished write;
         wire valid read, write valid;
45
         wire [5:0]ini, inq;
         //FOLDENDS
         //FOLDENDS
         ag #(ADDR_WIDTH) r
50
         //FOLDBEGINS 0 2 "pins ..."
         .address(address_read),
         .finished(finished_read),
55
         .next(next_read_reg),
```

```
.random(odd_read_reg),
        .sym_rst(sym_rst_read_reg),
        .nrst(nrst),
       .clk(clk)
5
          //FOLDENDS
        ag #(ADDR_WIDTH) w .
        //FOLDBEGINS 0 2 "pins ..."
10
        .address(address_write),
        .finished(finished_write),
        .next(next_write_reg),
        .random(~odd_write_reg),
        .sym_rst(sym_rst_write_reg),
15
        .nrst(nrst),
        .clk(clk)
           //FOLDENDS
20 .
      //FOLDBEGINS 0 2 "latch inputs ..."
      always @(posedge clk)
      begin
           valid in reg <= valid_in;
           demap_data_reg <= demap_data;
25
           odd_symbol_reg <= odd_symbol;
           symbol_reg <= symbol;
                        <= ram_do;
           ram do reg
           constellation_reg <= constellation;
30
         end
         //FOLDENDS
         always @(posedge clk)
         begin
            if( ~nrst )
35
            //FOLDBEGINS 0 4 "reset ..."
            instate reg <= INSTATE_WAIT_SYMBOL;
            outstate_reg <= OUTSTATE_WAIT_WRITEFINISHED;
            next read reg <= 0;
 40
            end
            //FOLDENDS
            else
            begin
       //FOLDBEGINS 0 4 "input state machine ...
 45
       //$write("DB(%0d %m): instate_reg=%0d
                                                fw=%b\n",
             $time, instate_reg, finished_write);
       //
       case (instate_reg)
              INSTATE_WAIT_SYMBOL: begin
              sym_rst_write_reg <= 1;
 50
               next write_reg <= 0;</pre>
               ram_wreq <= 0;
               if( symbol_reg )
               begin
 55
```

```
//$write("DB(%0d %m): GOT = %x (NEW SYMBOL)\n", $time.
                  demap data reg);
             $write("DB(%0d %m): START WRITE\n", $time);
                    odd write_reg <= odd_symbol_reg;
 5
                    data_reg <= demap_data_reg;
                    instate reg <= INSTATE WRITE:
                  end
                  end
             INSTATE_WAIT_VALID: begin
10
             ram_wreq <= 0;
             next write reg <= 0;
             if( finished_write )
             begin
                    $write("DB(%0d %m): END(1) WRITE\n", $time);
15
                    instate_reg <= INSTATE_WAIT_SYMBOL;
                  end
                  else
                  begin
                    if( valid_in_reg )
20
                    begin
                       data reg <= demap data reg:
                       instate_reg <= INSTATE WRITE:
                    end
                    end
25
               end
               INSTATE WRITE: begin
                  sym rst write reg <= 0:
                  next write reg <= 1;
                  ram_a <= address write;
                  //\$write("DB(\%0d \%m): RWrite[\%x] = \%x\n", \$time, address_write,
30
                  data_reg);
                  ram_di <= data_reg;
                  ram wreq <= 1;
                  if(finished write)
35
                  begin
                     $write("DB(%0d %m): END(2) WRITE\n", $time);
                     instate_reg <= INSTATE_WAIT_SYMBOL:
                     ram wreg <= 0;
                  end
40
                  else
                     instate_reg <= INSTATE_WAIT_VALID;
           endcase
           //FOLDENDS
45
      //FOLDBEGINS 0 4 "output state machine ..."
      //$write("DB(%0d %m): outstate_reg=%0d nr:%b r:%b\n",
         $time, outstate_reg, next_read_reg, odd_symbol_reg);
      case (outstate reg)
             OUTSTATE WAIT WRITEFINISHED: begin
50
             sym rst read reg <= 1;
             frist_data_reg <= 1;
             valid <= 0;
             if(finished write)
55
             begin
                     odd read_reg <= odd_write_reg;
```

```
outstate_reg <= OUTSTATE_WAIT0;
$write("DB(%0d %m): START READ\n", $time);
                     //$write("DB(%0d %m): Read (NEW SYMBOL)\n", $time,
                     address read);
                  end
5
                  end
             OUTSTATE_WAIT0: begin
             sym_rst_read_reg <= 0;
             outstate_reg <= OUTSTATE_WAIT1;
             end
10
             OUTSTATE WAIT1: begin
                  outstate_reg <= OUTSTATE_READRAM;
                   OUTSTATE READRAM: begin
                  //$write("DB(%0d %m): Read [%x]\n", $time, address_read);
15
                   ram a <= address read;
                   ram_wreq <= 0;
                   next_read_reg <= 1;
                   outstate reg <= OUTSTATE WAIT2;
20
              end
              OUTSTATE WAIT2: begin
                 next read reg <= 0;
                  outstate_reg <= OUTSTATE_OUTPUTDATA;
25
              OUTSTATE OUTPUTDATA: begin
                   out_data <= {outi[8:6], outq[8:6], outi[5:3],
                   outq[5:3], outi[2:0], outq[2:0]);
                   valid <= 1;
                   d_symbol <= frist_data_reg;</pre>
                   frist_data_reg <= 0;
30
                   outstate_reg <= OUTSTATE WAIT3;
              end
              OUTSTATE WAIT3: begin
                   valid <= 0:
                   if( finished_read )
35
                   begin
                     outstate reg <= OUTSTATE WAIT WRITEFINISHED;
                      $write("DB(%0d %m): END READ\n", $time);
                   end
                   else
40
                      outstate reg <= OUTSTATE_WAIT0;
            endcase
            //FOLDENDS
            end
 45
         end
         always @(constellation_reg or ini or inq)
         //FOLDBEGINS 0 2 "demapper ..."
 50
         begin
         //FOLDBEGINS 0 2 "coarse demapping"
            iminus = \{ini[5:3], 1'b0\} - 2'd3;
            qminus = {inq[5:3], 1'b0} - 2'd3;
            if(constellation_reg==2'b01)
 55
            begin
```

```
demap = \{2'b0,
               iminus[2],
               qminus[2],
               !(iminus[2]^iminus[1]),
               !(qminus[2]^qminus[1])
 5
                               //$writeb(demap..);
                              //$display(iminus,,ini[5:3]);
            end
10
            else if(constellation_reg==2'b10)
               iminus = \{ini[5:3], 1'b0\} - 3'd7;
               qminus = \{inq[5:3], 1'b0\} - 3'd7;
               demap = { iminus[3],
                               qminus[3],
!(iminus[3]^iminus[2]).
15
                               !(qminus[3]^qminus[2]),
                               (iminus[2]^iminus[1]),
                               (gminus[2]^gminus[1])
20
            end
            else
               demap = 6'b0;
            //FOLDENDS
25
            if(constellation reg==2'b01)
            beain
          //FOLDBEGINS 0 4 "16QAM"
          if(!iminus[1]&&iminus[0])
30
          begin
                  outi[8:6] = 3'b0;
                  outi[5:3] = demap[3]? 3'b111 : 3'b0;
                  outi[2:0] = iminus[2]? ini[2:0] : ~ini[2:0];
35
               end
               else
               begin
                  outi[8:6] = 3'b0;
                  outi[5:3] = \sim ini[2:0];
                   outi[2:0] = 3'b111;
40
               if(!qminus[1]&&qminus[0])
               begin
                   outq[8:6] = 3'b0;
                   outq[5:3] = demap[2]? 3'b111 : 3'b0;
45
                   outq[2:0] = qminus[2]? inq[2:0] : ~inq[2:0];
                end
                else
                begin
50
                   outq[8:6] = 3'b0;
                   outq[5:3] = \sim inq[2:0];
                   outq[2:0] = 3'b111;
                end
 55
                //FOLDENDS
```

```
end
              else if(constellation_reg==2'b10)
         //FOLDBEGINS 0 4 "64QAM"
         if(!iminus[1])
 5 .
         begin
                  outi[8:6] = demap[5]? 3'b111 : 3'b0;
                  outi[5:3] = demap[3]? 3'b111 : 3'b0;
                  outi[2:0] = iminus[2]? \sim ini[2:0] : ini[2:0];
10
               else if(!iminus[2])
               begin
                  outi[8:6] = demap[5]? 3'b111 : 3'b0;
                  outi[5:3] = iminus[3]? ini[2:0] : ~ini[2:0];
                  outi[2:0] = demap[1]? 3'b111 : 3'b0;
15
               end
               else
               begin
                  outi[8:6] = \simini[2:0];
                  outi[5:3] = demap[3]? 3'b111 : 3'b0;
20
                  outi[2:0] = demap[1]? 3'b111 : 3'b0;
               end
               if(!qminus[1])
               begin
                  outq[8:6] = demap[4]? 3'b111 : 3'b0;
25
                  outq[5:3] = demap[2]? 3'b111 : 3'b0;
                  outq[2:0] = qminus[2]? \sim inq[2:0] : inq[2:0];
               end
               else if(!qminus[2])
30
               begin
                  outq[8:6] = demap[4]? 3'b111 : 3'b0;
                  outq[5:3] = qminus[3]? inq[2:0] : ~inq[2:0];
                  outo[2:0] = demap[0]? 3'b111 : 3'b0;
               end
               else
35
               begin
                  outq[8:6] = \sim inq[2:0];
                  outq[5:3] = demap[2]? 3'b111 : 3'b0;
                  outq[2:0] = demap[0]? 3'b111 : 3'b0;
40
               //FOLDENDS
             end
             eise
             begin
          //FOLDBEGINS 0 4 "QPSK"
 45
          outi = \{6'b0, \sim ini[2:0]\};
          outq = \{6'b0, \sim inq[2:0]\};
          //FOLDENDS
             end
 50
             end
             //FOLDENDS
          assign ini = ram_do_reg[11:6];
 55
          assign inq = ram_do_reg[5:0];
```

```
endmodule
     IIFOLDENDS
     //FOLDBEGINS 0 0 "module ag (address gereration)..."
     5
     module ag
     //FOLDBEGINS 0 0 "pins ..."
         address,
         finished,
10
         next,
         random,
         sym_rst,
15
         nrst,
         clk
        IIFOLDENDS
20
        parameter ADDR_WIDTH = 12;
      //FOLDBEGINS 0 2 "outputs ..."
      output [ADDR_WIDTH-1:0] address;
25
      output finished;
      //FOLDENDS
      //FOLDBEGINS 0 2 "inputs ..."
      input next;
      input random;
30
      input sym_rst;
      input nrst, clk;
      //FOLDENDS
      //FOLDBEGINS 0 2 "regs ..."
35
      integer i;
         reg finished;
         reg [9:0] prsr_reg;
         reg [11:0] count_reg;
 40
         wire address_valid;
         //FOLDENDS
         always @(posedge clk)
 45
         begin
           if( ~nrst )
           begin
              count_reg <= 0;
              prsr_reg <= 10'd0;
 50
            end
            else
            begin
              if(sym_rst)
 55
              begin
                 finished <= 0;
```

```
count_reg <= 0;
              end
              else
              if( next | (!address_valid & random) )
              begin
5
                 \overline{I}/$write("DB(%0d %m): Next(r:%d)\n", $time, random);
                 if( random )
      //FOLDBEGINS 0 8 "do the random stuff ..."
      begin
                   if(!address_valid)
10
                   begin
                 //FOLDBEGINS 0 4 "drive the prsr ..."
                 if( count_reg == 11'd0')
                         prsr_reg <= 10'd0;
                         else
15
                         if( count_reg == 11'd1)
                         prsr_reg <= 10'd1;
                         else
                         begin
                         for(i=0;i<9;i=i+1)
20
                         prsr_reg[i] <= prsr_reg[i+1];
                         prsr_reg[9] <= prsr_reg[0]^ prsr_reg[3];</pre>
                         end
25
                      //FOLDENDS
                       count_reg <= count_reg + 1;
                       //$write("DB(%0d %m): count=%0d Rand(Retry)\n", $time,
                       count reg);
                    end
30
                    else
                    begin
                       if( count_reg == 11'd2047 )
                       begin
                          //$write("DB(%0d %m): *** FINISHED Rand\n", $time);
35
                          finished <= 1;
                          count_reg <= 0;
                          prsr reg <= 10'd0;
                       end
                       else
40
                       begin
                  //FOLDBEGINS 0 6 "drive the prsr ..."
                  if( count_reg == 11'd0 )
                             prsr_reg <= 10'd0;
                             else
 45
                             if( count reg == 11'd1 )
                             prsr reg <= 10'd1;
                             else
                             begin
 50
                             for(i=0;i<9;i=i+1)
                             prsr_reg[i] <= prsr_reg[i+1];</pre>
                             prsr_reg[9] <= prsr_reg[0] ^ prsr_reg[3];
                             end
                             //FOLDENDS
 55
                             count_reg <= count_reg + 1;
```

```
//$write("DB(%0d %m): count=%0d Rand\n", $time, count_reg);
                           finished <= 0:
                      end
                      end
 5
                end
                //FOLDENDS
                else
      //FOLDBEGINS 0 8 "do the sequential stuff ..."
      begin
                   if( count reg != 11'd1511 )
10
                   begin
                      //$write("DB(%0d %m): count=%0d Sequ\n", $time, count_reg);
                      count_reg <= count_reg +1;
                      finished <= 0:
15
                   end
                   else
                   begin
                      //$write("DB(%0d %m): *** FINISHED Sequ\n", $time);
                      finished <= 1:
20
                      count reg <= 0;
                   end
                   end
                   //FOLDENDS
              end
25
              end
        end
      //FOLDBEGINS 0 2 "assign address ..."
      assign address = (random) ? ({count_reg[0], // 10
30
                                              prsr reg[2],
                                               prsr_reg[5],
                                               prsr_reg[8],
                                               prsr_reg[3],
                                               prsr_reg[7],
35
                                               prsr_reg[0],
                                               prsr_reg[1],
                                               prsr_reg[4],
                                               prsr_reg[6], // 1
                                               prsr_reg[9]}): // 0
40
                                             count reg;
                                             //FOLDENDS
         assign address valid = (address < 11'd1512);
        endmodule
45
        //FOLDENDS
                                           Listing 23
      //SccsID: "@(#)bitdeint.v
                                 1.4 9/14/97"
      //FOLDBEGINS 0 0 "Copyright (c) 1997 Pioneer Digital Design Centre Limited"
50
           Copyright (c) 1997 Pioneer Digital Design Centre Limited
       NAME: bitdeint_rtl.v
55
       PURPOSE: bit deinterleaver
```

```
CREATED: Wed 23 Jul 1997 BY: Paul(Paul McCloy)
       MODIFICATION HISTORY:
5
      //FOLDENDS
      module bitdeint
      //FOLDBEGINS 0 2 "pins ..."
10
        i data,
        q_data,
        discard_i,
        discard_q,
15
           valid, // output
        //FOLDBEGINS 0 2 "ram0 pins ..."
           ram0_a,
20
           ram0 di,
           ram0_do,
           ram0_wreq, ram0_ce,
           //FOLDENDS
25
         //FOLDBEGINS 0 2 "ram1 pins ..."
           ram1_a,
           ram1_di,
ram1_do,
30
           ram1_wreq,
            ram1 ce,
            //FOLDENDS
         //FOLDBEGINS 0 2 "ram2 pins ..."
35
            ram2_a,
            ram2_di,
            ram2 do,
            ram2_wreq,
            ram2_ce,
//FOLDENDS
40
            bad carrier,
            valid in,
            data in,
45
            symbol,
            constellation, // constellation
            alpha, // does not do anything yet
         //FOLDBEGINS 0 2 "scan pins ..."
50
         tdin,
         tdout,
         te.
         //FOLDENDS
 55
            nrst,
```

```
clk
        //FOLDENDS
        parameter SBW = 3; // soft bit width
5
      //FOLDBEGINS 0 2 "outputs ..."
      //FOLDBEGINS 0 0 "ram0 outputs ..."
      output [6:0]ram0_a;
      output [((SBW+1)<<1)-1:0]ram0_di;
10
      output ram0_ce;
      output ram0_wreq;
      //FOLDENDS
      //FOLDBEGINS 0 0 "ram1 outputs ..."
15
      output [6:0]ram1_a;
      output [((SBW+1)<<1)-1:0]ram1_di;
      output ram1 ce;
      output ram1_wreq;
      //FOLDENDS
      //FOLDBEGINS 0 0 "ram2 outputs ..."
20
      output [6:0]ram2_a;
      output [((SBW+1)<<1)-1:0]ram2_di;
      output ram2_ce;
      output ram2_wreq;
25
      //FOLDENDS
         output tdout;
         output [SBW-1:0]i data;
30
         output [SBW-1:0]q_data;
         output discard_i;
         output discard_q;
         output valid;
35
         //FOLDENDS
         //FOLDBEGINS 0 2 "inputs ..."
         input [((SBW+1)<<1)-1:0]ram0_do;
40
         input [((SBW+1)<<1)-1:0]ram1_do;
         input [((SBW+1)<<1)-1:0]ram2 do:
         input bad carrier;
         input valid_in;
         input [((SBW<<2)+(SBW<<1))-1:0]data_in; // 6*SBW bits
45
         input symbol;
         input [1:0] constellation;
         input [2:0] alpha;
50
         input tdin, te;
         input nrst, clk;
         //FOLDENDS
      //FOLDBEGINS 0 2 "reg / wire ..."
55
      //FOLDBEGINS 0 0 "outputs ..."
```

```
//FOLDBEGINS 0 0 "ram0 regs ..."
     reg [6:0]ram0 a;
     reg [((SBW+1)<<1)-1:0]ram0_di;
     reg ram0_ce;
     reg ram0_wreq;
5
     //FOLDENDS
     //FOLDBEGINS 0 0 "ram1 regs ..."
     reg [6:0]ram1_a;
     reg [((SBW+1)<<1)-1:0]ram1_di;
10
     reg ram1_ce;
      reg ram1_wreq;
     //FOLDENDS
     //FOLDBEGINS 0 0 "ram2 regs ..."
      reg [6:0]ram2_a;
      reg [((SBW+1)<<1)-1:0]ram2_di;
15
      reg ram2_ce;
      reg ram2_wreq;
      //FOLDENDS
        reg [SBW-1:0]i data:
20
        reg [SBW-1:0]q_data;
        reg discard_i;
        reg discard_q;
25
        reg valid;
        //FOLDENDS
        //FOLDBEGINS 0 0 "inputs ..."
         reg valid in reg;
         reg [((SBW<<2)+(SBW<<1))-1:0]data_in_reg; // 6*SBW bits
30
         reg symbol_reg, bad_carrier_reg;
         reg [1:0] constellation_reg;
         reg [2:0] alpha_reg;
         reg [((SBW+1)<<1)-1:0]ram0_do_reg;
35
         reg [((SBW+1)<<1)-1:0]ram1_do_reg;
         reg [((SBW+1)<<1)-1:0]ram2_do_reg;
         //FOLDENDS
40
         reg [6:0]i0_adr_reg;
         reg [6:0]i1_adr_reg;
reg [6:0]i2_adr_reg;
         reg [6:0]i3_adr_reg;
         reg [6:0]i4_adr_reg;
45
         reg [6:0]i5_adr_reg;
         reg [2:0] mode reg;
         reg [(SBW<<2)+(SBW<<1)-1:0]data_reg; // 6*(SBW) bits
         reg [((SBW+1)<<1)+SBW:0]i_out_buf_reg, q_out_buf_reg; // 3*(SBW+1) bits
50
         reg ram filled reg, out_buf_full_reg, bad_car_reg;
         wire [SBW:0] i0_in, q0_in, i1_in, q1_in ,i2_in ,q2_in;
         wire [SBW:0] i0_ram, q0_ram, i1_ram, q1_ram, i2_ram, q2_ram;
 55
         //FOLDENDS
```

```
//FOLDBEGINS 0 2 "latch inputs ..."
       always @(posedge clk)
       begin
            bad_carrier_reg <= bad_carrier;</pre>
  5
            valid_in_reg <= valid in;
            data_in_reg
                         <= data in;
            symbol reg
                          <= symbol;
            constellation_reg <= constellation;
            alpha_reg
                         <= alpha;
 10
            ram0_do_reg <= ram0_do;
            ram1_do_reg <= ram1_do;
            ram2_do_reg
                           <= ram2_do;
         end
         //FOLDENDS
 15
         always @(posedge clk)
         begin
            if( ~nrst )
            //FOLDBEGINS 0 4 "reset ..."
20
            begin
            mode reg <= 2'b00:
            valid \leq 0;
            i0_adr_reg <= 0;
            i1_adr_reg <= 63;
25
            i2 adr reg <= 105;
           i3 adr reg <= 42;
           i4 adr reg <= 21;
           i5_adr_reg <= 84;
30
              i out buf reg <= 0:
              q_out_buf_reg <= 0;
              ram_filled_reg <= 0;
              out_buf_full_reg <= 0;
35
           end
           //FOLDENDS
           else
           begin
              if( valid_in_reg )
40
              //FOLDBEGINS 0 6 "start cycle ...."
              data_reg <= data_in_reg;
              bad_car_reg <= bad_carrier_reg;
              //$write("DB(%0d %m): data_reg=%X(%b.%b.%b)\n", $time, data_in_reg,
                  bad_carrier_reg, bad_car_reg);
45
             //FOLDBEGINS 0 2 "logic to read i0,1,2 ..."
              ram0 a <= i0 adr_reg;
              ram0\_wreq <= 0;
50
                ram1_a <= i1_adr_reg;
                ram1 wreq \leq 0:
                ram2_a <= i2 adr reg;
                ram2\_wreq <= 0;
55
                //FOLDENDS
```

```
ram0 ce <= 1;
                ram1_ce <= (constellation_reg == 2'b10) |
                              (constellation_reg == 2'b01);
                             ram2_ce <= (constellation_reg == 2'b10);</pre>
5
             //FOLDBEGINS 0 2 "output i1 and q1 ..."
             if( out_buf_full_reg & (constellation_reg != 2'b00))
             begin
                  valid <= 1;
10
                   i data <= i out buf reg[((SBW+1)<<1)-2:(SBW+1)];
                   discard i <= i out_buf_reg[((SBW+1)<<1)-1];
                   q data <= q out_buf_reg[((SBW+1)<<1)-2:(SBW+1)];
                   discard_q <= q_out_buf_reg[((SBW+1)<<1)-1];
15
                   //$write("DB(%0d %m): OUT(1):%x %x\n", $time,
                          i out buf reg[((SBW+1)<<1)-2:(SBW+1)]
                          g out buf reg[((SBW+1)<<1)-2:(SBW+1)]);
                  //
                end
20 -
                //FOLDENDS
                mode_reg <= 3'b001;
                end
                //FOLDENDS
25
                else
                begin
                //$write("DB(%0d %m): m=%b\n", $time, mode reg);
                case( mode req )
30
                //FOLDBEGINS 0 8 "3'b001: ... "
                3'b001: begin
                //FOLDBEGINS 0.4 "logic to read q0,1,2 ..."
                      ram0_a <= i3_adr_reg;
                      ram0 wreq <= 0;
35
                      ram1 a <= i4_adr_reg;
                      ram1_wreq <= 0;
                      ram2_a <= i5_adr_reg;
40
                      ram2 wreq \leq 0;
                      //FOLDENDS
                      valid \leq 0;
                      mode reg <= 3'b010;
                      end
 45
                 //FOLDENDS
                 //FOLDBEGINS 0 8 "3'b010: ..."
                 3'b010: begin
                 mode_reg <= 3'b011;
                 //FOLDBEGINS 0 4 "output i2 and q2 ..."
 50
                 if( out buf full_reg & (constellation_reg == 2'b10))
                 begin
                        valid <= 1;
                         i_data <= i_out_buf_reg[SBW-1:0];
 55
                         discard_i <= i_out_buf_reg[SBW];
```

```
q_data <= q_out_buf_reg[SBW-1:0];
                        discard_q <= q_out_buf_reg[SBW];
                        //$write("DB(%0d %m): OUT(2):%x %x\n", $time,
 5
                        /\!/
                               i_out_buf_reg[SBW-1:0].
                        //
                               q_out_buf_reg[SBW-1:0]);
                     end
                     //FOLDENDS
                     end
10
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b011: ...
                3'b011: begin
                valid \leq 0;
15
                     //$write("DB(%0d %m): ram read i0:%x i1:%x i2:%x\n",
                     //
                             $time.
                     //
                             ram0_do_reg[((SBW+1)<<1)-1:SBW+1].
                             ram1_do_reg[((SBW+1)<<1)-1:SBW+1],
                     //
                     //
                             ram2_do_reg[((SBW+1)<<1)-1:SBW+1]);
20
                     i_out_buf_reg <= {ram0_do_reg[((SBW+1)<<1)-1:SBW+1],
                     ram1_do_reg[((SBW+1)<<1)-1:SBW+1],
                     ram2_do_reg[((SBW+1)<<1)-1:SBW+1j}:
                //FOLDBEGINS 0 4 "logic to write new i0,1,2 ..."
25
                ram0_a <= i0_adr_reg;
                ram0 wreg <= 1;
                ram0 di <= {i0_in, q0_ram};
30
                     ram1_a <= i1_adr_reg;
                     ram1_wreq <= 1;
                     ram1_di <= {i1_in, q1_ram};
35
                     ram2 a <= i2_adr_reg;
                     ram2_wreq <= 1;
ram2_di <= {i2_in, q2_ram};
                     //FOLDENDS
                     mode reg \leq 3'b100;
40
                     end
                //FOLDENDS
                //FOLDBEGINS 0 8 "3'b100: ...
                3'b100: begin
                     //$write("DB(%0d %m): ram read q0:%x q1:%x q2:%x\n",
45
                     //
                            $time,
                            ram0_do_reg[SBW:0].
                     //
                     //
                            ram1_do reg[SBW:0].
                     //
                            ram2 do reg[SBW:0]):
50
                     q_out_buf_reg <= {ram0_do_reg[SBW:0],
                     ram1 do reg[SBW:0].
                     ram2_do_reg[SBW:0]};
55
                     out buf_full_reg <= ram_filled_reg;
                     //FOLDBEGINS 0 4 "logic to write new q0,1,2 ..."
```

```
ram0 a <= i3_adr_reg;
                     ram0_wreq \le 1;
                     ram0 di \le \{i0 ram, q0 in\};
                     ram1_a <= i4_adr_reg;
5
                     ram1_wreq <= 1;
                     ram1_di <= {i1_ram, q1_in};
                     ram2 a <= i5_adr_reg;
                     ram2_wreq <= 1;
10
                     ram2_di <= {i2_ram, q2_in};
                     //FOLDENDS
                //FOLDBEGINS 0 4 "output i0 and q0 ..."
                if( out_buf_full_reg )
15
                begin
                        valid <= 1;
                        i data <= i_out_buf_reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)];
                        discard_i <= i_out_buf_reg[((SBW+1)<<1)+SBW];
20
                        q_data \le q_out_buf_reg[((SBW+1) \le 1) + SBW-1:((SBW+1) \le 1)];
                        discard_q <= q_out_buf_reg[((SBW+1)<<1)+SBW];
                        //$write("DB(%0d %m): OUT(0):%x %x\n", $time,
25
                        //
                             i out buf reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)],
                             q_out_buf_reg[((SBW+1)<<1)+SBW-1:((SBW+1)<<1)]);
                        //
                      end
                      //FOLDENDS
                      mode reg \leq 3'b101;
30
                      end
                //FOLDENDS
                 //FOLDBEGINS 0 8 "3'b101: ... "
                 3'b101:begin
                valid <= 0;
35
                 //FOLDBEGINS 0 4 "increment ram address ...
                      if( i0_adr_reg == 7'd125 )
                      begin
                        i0_adr_reg <= 0;
40
                        //FOLDBEGINS 0 2 "do i1 adr reg (63 offset)..."
                        i1\_adr\_reg \le (i1\_adr\_reg == 7'd20)? 7'd84:
                         (i1 adr reg == 7'd41)? 7'd105:
                         (i1_adr_reg == 7'd62) ? 7'd0 :
                         (i1 adr_reg == 7'd83) ? 7'd21 :
45
                         (i1 adr reg == 7'd104) ? 7'd42 :
                                                                           7'd63:
                                                                           //FOLDENDS
                      //FOLDBEGINS 0 2 "do i2_adr_reg (105 offset)..."
                      i2 adr reg <= (i2 adr reg == 7'd20) ? 7'd42:
50
                                           (i2 adr reg == 7'd41) ? 7'd63:
                                           (i2_adr_reg == 7'd62) ? 7'd84 :
                                           (i2_adr_reg == 7'd83) ? 7'd105 :
                                           (i2\_adr\_reg == 7'd104) ? 7'd0 :
                                                                            ·7'd21 :
 55
                                                                            //FOLDENDS
```

```
//FOLDBEGINS 0 2 "do i3 adr reg (42 offset)..."
                     i3_adr_reg <= (i3_adr_reg == 7'd20) ? 7'd105 :
                                          (i3_adr_reg == 7'd41) ? 7'd0 :
                                          (i3 adr reg == 7'd62) ? 7'd21 :
5
                                          (i3_adr_reg == 7'd83) ? 7'd42 :
                                          (i3 adr reg == 7'd104) ? 7'd63:
                                                                           7'd84;
                                                                           //FOLDENDS
                     //FOLDBEGINS 0 2 "do i4 adr reg (21 offset)..."
                     i4 adr reg <= (i4 adr reg == 7'd20) ? 7'd0 :
10
                                          (i4 adr reg == 7'd41) ? 7'd21:
                                          (i4_adr_reg == 7'd62) ? 7'd42 :
                                          (i4 adr reg == 7'd83) ? 7'd63 :
                                          (i4 adr reg == 7'd104) ? 7'd84 :
15
                                                                           7'd105:
                                                                           //FOLDENDS
                      //FOLDBEGINS 0 2 "do i5_adr_reg (84 offset)..."
                      i5_adr_reg <= (i5_adr_reg == 7'd20) ? 7'd63 :
                                          (i5 adr reg == 7'd41) ? 7'd84 :
                                          (i5 adr reg == 7'd62) ? 7'd105:
20
                                          (i5 adr reg == 7'd83) ? 7'd0 :
                                          (i5 adr reg == 7'd104) ? 7'd21:
                                                                           7'd42:
                                                                           //FOLDENDS
25
                        ram filled_reg <= 1;
                        end
                        else
30
                        begin
                        i0_adr_reg <= i0_adr_reg + 1;
                        i1 adr reg <= (i1 adr reg == 7'd125) ? 0 : i1 adr reg +1;
                         i2 adr reg <= (i2 adr reg == 7'd125) ? 0 : i2 adr reg +1;
                        i3 adr reg <= (i3 adr reg == 7'd125) ? 0 : i3 adr reg +1;
                        i4 adr_reg <= (i4_adr_reg == 7'd125) ? 0 : i4_adr_reg +1;
35
                         i5 adr reg <= (i5_adr_reg == 7'd125) ? 0 : i5 adr_reg +1;
                      end
                      //FOLDENDS
                      end
                 //FOLDENDS
40
                 endcase
              end
              end
         end
45
         assign i0 in = { bad_car_reg,
         data reg[(SBW<<2)+(SBW<<1)-1 :(SBW<<2)+SBW]};
         assign q0 in = { bad_car_reg,
         data_reg[(SBW<<2)+SBW-1 :SBW<<2]};
         assign i1_in = { bad_car_reg,
50
                                :(SBW<<1)+SBW]};
         data_reg[(SBW<<2)-1
         assign q1 in = { bad_car_reg,
         data_reg[(SBW<<1)+SBW-1 :SBW<<1]};
         assign i2_in = { bad_car_reg,
         data regi(SBW<<1)-1
                                :SBW]};
55
         assign q2_in = { bad_car_reg,
```

```
data_reg[SBW-1
                              :0]};
        assign i0_ram = i_out_buf_reg[((SBW+1)<<1)+SBW:((SBW+1)<<1)];
        assign q0_ram = q_out_buf_reg[((SBW+1)<<1)+SBW:((SBW+1)<<1)];
        assign i1_ram = i_out_buf_reg[((SBW+1)<<1)-1:SBW+1];
 5
        assign q1_ram = q_out_buf_reg[((SBW+1)<<1)-1:SBW+1];
        assign i2 ram = i out buf reg[SBW:0];
        assign q2 ram = q out buf reg[SBW:0];
10
      endmodule
                                           Listing 24
      // Sccsld: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
15
      module acc prod (clk, resync, load, symbol, new phase, old phase, xcount,
20
          acc_out);
       input clk, resync, load, symbol;
       input [10:0] xcount;
       input [13:0] new_phase, old_phase;
25
       output [29:0] acc_out;
      reg [29:0] acc_out;
       reg [29:0] acc_int;
30
       reg [14:0] diff;
       reg [25:0] xdiff;
       reg sign;
       reg [14:0] mod_diff;
35
       reg [25:0] mod_xdiff;
       always @ (posedge clk)
       begin
40
       if (resync)
       begin
        acc_out <= 0;
        acc_int <= 0;
45
       end
       else
       begin
        if (load)
         acc int <= acc_int + {xdiff[25], xdiff[25], // sign extend
50
               xdiff[25], xdiff[25], xdiff];
        if (symbol)
        begin
         acc_out <= acc_int;
         acc_int <= 0;
55
        end
```

```
end
      end
      always @ (new_phase or old_phase or xcount)
5
      begin
       diff = {new_phase[13], new_phase} // sign extend up to allow
         - {old_phase[13], old_phase}; // differences up to 360
       sign = diff[14];
       mod diff = sign ? (~diff + 1) : diff;
       mod xdiff = mod_diff * {4'b0, xcount};
10
       xdiff = sign ? (~mod xdiff + 1) : mod xdiff;
       end
      endmodule
15
                                           Listing 25
      // SccsId: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
20
      *************
25
      module acc simple (clk, resync, load, symbol, new_phase, old_phase, acc_out);
       input clk, resync, load, symbol;
       input [13:0] new_phase, old_phase;
       output [20:0] acc out;
30
       reg [20:0] acc_out;
       reg [20:0] acc_int;
       reg [14:0] diff;
35
       always @ (posedge clk)
       begin
       if (resync)
40
        begin
        acc_out <= 0;
        acc int \leq 0;
        end
45
        else
        begin
        if (load)
         acc_int <= acc_int + {diff[14], diff[14], // sign extend
                diff[14], diff[14],
                diff[14], diff[14], diff};
50
        if (symbol)
        begin
         acc out <= acc_int;
         acc int <= 0;
         end
55
        end
```

```
end
       always @ (new phase or old phase)
       diff = {new_phase[13], new_phase} // sign extend up to allow
          - {old phase[13], old_phase}; // differences up to 360
 5
       always @ (diff or load)
       begin: display
10
       reg[14:0] real_diff;
       if (load)
       begin
        if (diff[14])
15
        begin
         real\_diff = (\sim diff + 1);
         $display ("diff = -%0d", real_diff);
        else
         $display ("diff = %0d", diff);
20
        end
       end // display
      endmodule
25
                                              Listing 26
      // Sccsld: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
30
       module addr_gen (clk, resync, u_symbol, uc_pilot, got_phase, en, load, guard,
35
            addr, xcount, guard_reg, symbol);
       input clk, resync, u_symbol, uc_pilot, got_phase;
       input [1:0] guard;
       output en, load, symbol;
40
       output [1:0] guard_reg;
       output [9:0] addr;
       output [10:0] xcount;
        reg en, load, load_p, inc_count2, symbol;
45
        reg [1:0] guard_reg;
        reg [5:0] count45;
        reg [10:0] xcount;
        reg [9:0] addr;
50
        always @ (posedge clk)
        begin
        if (resync)
55
        begin
         count45 <= 0;
```

```
load p \le 0;
        load \leq 0;
        inc count2 <= 0;
        symbol \leq 0;
 5
        guard_reg <= 0;
        end
        else
        begin
10
        if (u_symbol)
        begin
        inc_count2 <= 1;
         guard_reg <= guard;
        end
15
        if (inc_count2 && uc_pilot)
        begin
         inc_count2 <= 0;
         count45 <= 0;
        end
20
        if (got_phase)
        count45 <= count45 + 1;
        load_p <= en;</pre>
        load <= load_p;
        symbol <= (inc_count2 && uc_pilot);
25
        addr <= count45;
        en <= got_phase && !resync && (count45 < 45); // !! 45 ?
       end
       end
30
       always @ (count45)
       case (count45)
          1: xcount = 1;
          2: xcount = 49;
35
          3: xcount = 55;
          4: xcount = 88;
          5: xcount = 142;
          6: xcount = 157;
          7: xcount = 193;
40
          8: xcount = 202;
          9: xcount = 256;
         10: xcount = 280;
         11: xcount = 283;
         12: xcount = 334;
45
         13: xcount = 433;
         14: xcount = 451;
         15: xcount = 484;
         16: xcount = 526;
         17: xcount = 532;
50
         18: xcount = 619;
         19: xcount = 637;
         20: xcount = 715;
         21: xcount = 760;
         22: xcount = 766;
         23: xcount = 781;
55
         24: xcount = 805;
```

```
25: xcount = 874;
         26: xcount = 889;
         27: xcount = 919;
         28: xcount = 940;
         29: xcount = 943;
         30: xcount = 970;
         31: xcount = 985;
         32: xcount = 1051;
         33: xcount = 1102;
         34: xcount = 1108;
10
         35: xcount = 1111;
         36: xcount = 1138;
         37: xcount = 1141;
         38: xcount = 1147;
         39: xcount = 1207;
15
         40: xcount = 1270:
         41: xcount = 1324;
         42: xcount = 1378;
         43: xcount = 1492;
         44: xcount = 1684;
20
         45: xcount = 1705;
        default: xcount = 0;
       endcase
      endmodule
25
                                             Listing 27
      // SccsId: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
30
       module avg 8 (clk, resync, symbol, in_data, avg_out);
       parameter phase_width = 12;
       input clk, resync, symbol;
       input [phase_width-2:0] in_data;
40
       output [phase_width-2:0] avg_out;
       reg [phase_width-2:0] avg_out;
       reg [phase_width-2:0] store [7:0];
45
       wire [phase_width-2:0] store7 = store[7];
       wire [phase width-2:0] store6 = store[6];
       wire [phase_width-2:0] store5 = store[5];
       wire [phase_width-2:0] store4 = store[4];
50
       wire [phase_width-2:0] store3 = store[3];
       wire [phase_width-2:0] store2 = store[2];
       wire [phase width-2:0] store1 = store[1];
       wire [phase_width-2:0] store0 = store[0];
 55
```

```
wire [phase_width+1:0] sum = ({store7[phase_width-2], store7[phase_width-2],
      store7[phase width-2], store7}
                + {store6[phase_width-2], store6[phase_width-2], store6[phase_width-2],
      store6}
 5
                + {store5[phase_width-2], store5[phase_width-2], store5[phase_width-2],
      store5
                + {store4[phase_width-2], store4[phase_width-2], store4[phase_width-2],
      store4}
                + {store3[phase width-2], store3[phase width-2], store3[phase width-2],
10
      store3
                + {store2[phase_width-2], store2[phase_width-2], store2[phase_width-2],
      store2}
                + {store1[phase_width-2], store1[phase_width-2], store1[phase_width-2],
      store1}
                + {store0[phase_width-2], store0[phase_width-2], store0[phase_width-2],
15
      store0});
       always @ (posedge clk)
       begin
20
       if (resync)
       begin
        store[7] \le 0;
        store[6] <= 0;
        store[5] \le 0;
25
        store[4] <= 0;
        store[3] \le 0:
        store[2] <= 0;
        store[1] <= 0;
        store[0] <= 0:
        avg_out <= 0:
30
       end
       else if (symbol)
       begin
        store[7] <= store[6];
        store[6] <= store[5];
35
        store[5] \le store[4];
        store[4] <= store[3]:
        store[3] \le store[2];
        store[2] <= store[1];
        store[1] <= store[0]:
40
        store[0] <= in_data;
        avg out <= sum >> 3;
       end
       end
45
      endmodule -
                                             Listing 28
      // Sccsld: %W% %G%
50
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
55
      module twowire26 (clk, rst, in_valid, din, out_accept, out_valid, in_accept,
```

dout, set); input clk, rst, set, in_valid, out_accept; 5 input [25:0] din; output in_accept, out_valid; output [25:0] dout; reg in accept, out_valid, acc_int, acc_int_reg, in valid_reg, val int; reg [25:0] dout, din_reg; 10 always @ (posedge clk) begin if (rst) out valid <= 0; else if (acc int || set) 15 out valid <= val_int; if (in accept) begin in_valid_reg <= in_valid; 20 din reg <= din; end if (acc int) 25 dout <= in_accept ? din : din_reg; if (set) acc int reg <= 1; acc_int_reg <= acc_int; 30 always @ (out_accept or out_valid or acc_int_reg or in_valid or in_valid_reg) acc int = out_accept || !out_valid; 35 in accept = acc_int_reg || !in_valid_reg; val int = in accept ? in valid : in_valid_reg; end 40 endmodule module buffer (clk, nrst, resync, u symbol in, uc pilot_in, ui data_in, ug data in, u symbol_out, uc_pilot_out, ui_data_out, uq data_out, got_phase); 45 input clk, nrst, resync, u_symbol_in, uc_pilot_in, got_phase; input [11:0] ui_data_in, uq_data_in; output u symbol_out, uc_pilot_out; output [11:0] ui data_out, uq_data_out; 50 reg u symbol out, uc_pilot_out, accept; wire u symbol_o, uc_pilot_o; reg [11:0] ui_data_out, uq_data_out; wire [11:0] ui_data_o, uq_data_o; 55

wire a, v;

```
wire [25:0] d;
        wire in valid = u_symbol_in || uc_pilot_in;
        wire rst = !nrst || resync;
  5
        twowire26 tw1 (.clk(clk), .rst(rst), .in_valid(in_valid), .din({u_symbol_in,
             uc_pilot_in, ui_data_in, uq_data_in}), .out_accept(a),
             .out_valid(v), .in_accept(), .dout(d), .set(1'b0));
 10
        twowire26 tw2 (.clk(clk), .rst(rst), .in_valid(v), .din(d),
             .out_accept(accept), .out_valid(out_valid), .in_accept(a),
             .dout({u_symbol_o, uc_pilot_o, ui_data_o, uq_data_o}),
             .set(1'b0));
 15
        always @ (u_symbol_o or uc_pilot_o or ui_data_o or uq_data_o or out_valid or
           accept)
        begin
 20
        if (out_valid && accept)
         u_symbol_out = u_symbol_o;
         uc_pilot_out = uc_pilot_o;
         ui_data_out = ui_data_o;
25
         uq_data_out = uq_data_o:
        end
        else
        begin
         u symbol out = 0:
30
         uc pilot out = 0;
         ui data out = 0;
         uq_data_out = 0;
        end
        end
35
       always @ (posedge clk)
       begin
        if (rst || got_phase)
        accept <= 1;
40
        else if (uc pilot out)
        accept <= 0:
       end
      endmodule
45
                                             Listing 29
      // SccsId: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
50
55
      module divide (clk, go, numer, denom, answ, got);
```

```
this divider is optimised on the principal that the answer will always be
      less than 1 - ie denom > numer
5
      input clk, go;
      input [10:0] numer, denom;
      output got;
      output [10:0] answ;
10
      reg got;
      reg [10:0] answ;
      reg [20:0] sub, internal;
      reg [3:0] dcount;
15
       always @ (posedge clk)
       begin
       if (go)
20
       begin
        dcount <= 0;
        internal <= numer << 10;
        sub <= denom << 9;
       end
       if (dcount < 11)
25
       begin
        if (internal > sub)
        begin
         internal <= internal - sub;
30
         answ[10 - dcount] <= 1;
        end
        else
        begin
         internal <= internal;
         answ[10 - dcount] <= 0;
35
        end
        sub <= sub >> 1;
        dcount <= dcount + 1;
40
        end
       got \le (dcount == 10);
       end
45
      endmodule
                                             Listing 30
      // Sccsld: %W% %G%
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
50
55
       module fserr_str (clk, nrst, resync, u_symbol, uc_pilot, ui_data, uq_data, guard,
```

```
freq sweep, sr sweep, lupdata, upaddr, upwstr, uprstr, upsel1,
           upsel2, ram di, te, tdin, freq err, samp err, ram rnw,
           ram_addr, ram_do, tdout);
      input clk, nrst, resync, u symbol, uc pilot, upwstr, uprstr, te, tdin, upsel1,
5
        upsel2;
      input [1:0] guard;
      input [3:0] freq_sweep, sr_sweep, upaddr;
      input [11:0] ui_data, uq_data;
      input [13:0] ram_do;
10
      output ram_rnw, tdout;
      output [9:0] ram_addr;
       output [12:0] freq_err, samp_err;
       output [13:0] ram_di;
      inout [7:0] lupdata;
15
       wire got phase, en, load, symbol, u_symbol_buf, uc_pilot_buf;
       wire freq_open, sample_open;
       wire [1:0] guard_reg;
20
       wire [10:0] xcount;
       wire [11:0] ui_data_buf, uq_data_buf;
       wire [13:0] phase_in, phase_out;
       wire [20:0] acc_out_simple;
       wire [29:0] acc_out_prod;
       wire [12:0] freq_err_uf, samp_err_uf;
25
       wire [12:0] freq_err_fil, samp_err_fil, freq_twiddle,
              sample twiddle;
       buffer buffer (.clk(clk), .nrst(nrst), .resync(resync), .u_symbol_in(u_symbol),
30
            .uc pilot in(uc pilot), .ui data in(ui data),
            .uq_data_in(uq_data), .u_symbol_out(u_symbol_buf),
            .uc_pilot_out(uc_pilot_buf), .ui_data_out(ui_data_buf),
            .ug data out(ug data buf), .got phase(got phase));
35
       tan taylor phase_extr (.clk(clk), .nrst(nrst), .resync(resync),
               .uc pilot(uc pilot_buf), .ui_data(ui_data_buf),
               .uq_data(uq_data_buf), .phase(phase in),
               .got phase(got phase));
40
       addr_gen addr_gen (.clk(clk), .resync(resync), .u_symbol(u_symbol_buf),
              .uc_pilot(uc_pilot_buf), .got_phase(got_phase), .en(en),
              .load(load), .guard(guard), .addr(ram_addr), .xcount(xcount),
              .guard_reg(guard_reg), .symbol(symbol));
45
       pilot_store pilot_store (.clk(clk), .en(en), .ram do(ram do),
                .phase in(phase in), .ram_rnw(ram_rnw),
                .ram di(ram di), .phase out(phase out));
       acc simple acc_simple (.clk(clk), .resync(resync), .load(load),
 50
               .symbol(symbol), .new_phase(phase_in),
               .old_phase(phase_out), .acc_out(acc_out_simple));
        acc_prod acc_prod (.clk(clk), .resync(resync), .load(load),
              .symbol(symbol), .new_phase(phase_in),
 55
              .old_phase(phase_out), .xcount(xcount),
```

```
.acc out(acc out_prod));
      slow arith slow_arith (.acc_simple(acc_out_simple), .acc_prod(acc_out_prod),
              .guard(guard_reg), .freq_err_uf(freq_err_uf),
              .samp_err_uf(samp_err_uf));
5
      avg 8 #(14)
          lpf freq (.clk(clk), .resync(resync), .symbol(symbol),
             in data(freg err uf), avg out(freg err fil));
10
       avg_8 #(14)
          ipf samp (.cik(cik), .resync(resync), .symbol(symbol),
             .in_data(samp_err_uf), .avg_out(samp_err_fil));
       /* median_filter #(14)
15
          lpf_freq (.clk(clk), .nrst(nrst), .in_ valid(symbol).
             din(freq_err_uf), .dout(freq_err_fil));
       median filter #(14)
          lpf samp (.clk(clk), .nrst(nrst), .in_valid(symbol),
20
             .din(samp err uf), .dout(samp err fil)); */
       sweep twiddle sweep twiddle (.freq err fil(freq err fil),
25
                 .samp err fil(samp err fil),
                freq sweep(freq sweep),
                 .sr sweep(sr_sweep), .freq_open(freq_open),
                 sample_open(sample_open),
                 .freq_twiddle(freq_twiddle),
                 .sample_twiddle(sample_twiddle),
30
                 freq_err_out(freq_err),
                 .samp err out(samp err));
       lupidec lupidec (.clk(clk), .nrst(nrst), .resync(resync), .upaddr(upaddr),
             .upwstr(upwstr), .uprstr(uprstr), .lupdata(lupdata),
35
             freq open(freq open), .sample open(sample_open),
             .freg_twiddle(freg_twiddle), .sample_twiddle(sample_twiddle),
             .sample loop bw(), .freq_loop_bw(), .freq_err(freq_err),
             .samp_err(samp_err), .f_err_update(), .s_err_update());
40
       endmodule
                                             Listing 31
       // Sccsld: %W% %G%
45
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
50
       module lupidec (clk, nrst, resync, upaddr, upwstr, uprstr, lupdata, freq_open,
            sample open, freq_twiddle, sample_twiddle, sample loop bw,
            freg loop bw, freg err, samp err, f_err_update,
            s err update);
55
        input clk, nrst, resync, upwstr, uprstr, f_err_update, s_err_update;
```

```
input [3:0] upaddr;
      input [12:0] freq_err, samp_err;
      inout [7:0] lupdata;
      output freq_open, sample_open;
      output [12:0] freq_twiddle, sample_twiddle, sample_loop_bw, freq_loop_bw;
 5
       reg freq_open, sample_open;
       reg [12:0] freq_twiddle, sample_twiddle, sample_loop_bw, freq_loop_bw;
10
       wire wr str;
       wire [3:0] wr addr;
       wire [7:0] wr_data;
      /*FOLDBEGINS 0 2 "address decode"*/
15
       /*FOLDBEGINS 0 0 "read decode"*/
       wire f_err_h_ren = (upaddr == 4'he);
       wire f_err_l_ren = (upaddr == 4'hf);
       wire s_err_h_ren = (upaddr == 4'hc);
       wire s err_l_ren = (upaddr == 4'hd);
20
       wire f_twd_h_ren = (upaddr == 4'h4);
       wire f twd_l_ren = (upaddr == 4'h5);
       wire s_{twd}h_{ren} = (upaddr == 4'h8);
       wire s_twd_I_ren = (upaddr == 4'h9);
       wire f lbw h ren = (upaddr == 4'h6);
25
       wire f lbw_l_ren = (upaddr == 4'h7);
       wire s lbw h ren = (upaddr == 4'ha);
       wire s_lbw_l_ren = (upaddr == 4'hb);
       /*FOLDENDS*/
30
       /*FOLDBEGINS 0 0 "write decode"*/
       wire f_twd_h_wen = (wr_addr == 4'h4);
       wire f twd_l_wen = (wr_addr == 4'h5);
       wire s_twd_h_wen = (wr_addr == 4'h8);
       wire s_twd_l_wen = (wr_addr == 4'h9);
 35
        wire f_lbw_h_wen = (wr_addr == 4'h6);
        wire f_lbw_l_wen = (wr_addr == 4'h7);
        wire s_lbw_h_wen = (wr_addr == 4'ha);
        wire s_lbw_l_wen = (wr_addr == 4'hb);
        /*FOLDENDS*/
 40
        /*FOLDENDS*/
       /*FOLDBEGINS 0 2 "upi regs"*/
        /*FOLDBEGINS 0 0 "freq error status reg "*/
        upi status_reg2 fr err (.clk(clk), .nrst(nrst), .status_value({3'b0, freq_err}),
 45
                .capture_strobe(f_err_update), .read_strobe(uprstr),
                .reg_select_l(f_err_l_ren), .reg_select_h(f_err_h_ren),
                .lupdata(lupdata));
        /*FOLDENDS*/
 50
        /*FOLDBEGINS 0 0 "sample error status reg"*/
        upi status reg2 sr_err (.clk(clk), .nrst(nrst), .status_value({3'b0, samp_err}),
                .capture_strobe(s_err_update), .read_strobe(uprstr),
                .reg_select_l(s_err_l_ren), .reg_select_h(s_err_h_ren),
                .lupdata(lupdata));
 55
        /*FOLDENDS*/
```

```
/*FOLDBEGINS 0 0 "control regs write latch"*/
      upi write latch #(3)
           write lat (.clk(clk), .nrst(nrst), .lupdata(lupdata), .upaddr(upaddr),
               .write_strobe(upwstr), .write_data(wr_data),
 5
               .write_address(wr_addr), write_sync(wr_str));
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "freq twiddle etc rdbk regs"*/
      upi rdbk reg freq_r_upper (.control_value({freq_open, 2'b0, freq_twiddle[12:8]}),
10
               .read_strobe(uprstr), .reg_select(f_twd_h_ren),
              : .lupdata(lupdata));
      upi rdbk reg freq_r_lower (.control_value(freq_twiddle[7:0]), .read_strobe(uprstr),
               .reg_select(f_twd_l_ren), .lupdata(lupdata));
15
      /*FOLDENDS*/
      /*FOLDBEGINS 0 0 "samp twiddle etc rdbk regs"*/
      upi rdbk reg samp r upper (.control value({sample open, 2'b0,
      sample twiddle[12:8]}),
20
               .read strobe(uprstr), .reg select(s twd h ren),
               .lupdata(lupdata));
       upi rdbk reg samp_r_lower (.control_value(sample_twiddle[7:0]),
25
      .read strobe(uprstr),
               .reg_select(s_twd_l_ren), .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "freq loop bw rdbk regs"*/
       upi rdbk reg fr lp r upper (.control value({3'b0, freg loop bw[12:8]}),
30
               .read strobe(uprstr), .reg select(f lbw h ren).
               .lupdata(lupdata));
       upi rdbk reg fr_lp_r_lower (.control_value(freq_loop_bw[7:0]),
35
               .read_strobe(uprstr), .reg_select(f lbw l ren),
                .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDBEGINS 0 0 "samp loop bw rdbk regs"*/
       upi rdbk reg sr_lp_r_upper (.control_value({3'b0, sample loop bw[12:8]}),
40
                .read strobe(uprstr), .reg select(s lbw h ren),
                .lupdata(lupdata));
       upi rdbk reg sr lp r lower (.control value(sample loop bw[7:0]),
                .read strobe(uprstr), .reg select(s lbw I ren),
45
                .lupdata(lupdata));
       /*FOLDENDS*/
       /*FOLDENDS*/
      /*FOLDBEGINS 0 2 "control regs"*/
50
       always @ (posedge clk)
       beain
        if (!nrst)
        begin
        freq_open <= 0;
55
        sample open <= 0;
```

```
freq_twiddle <= 0;
        sample_twiddle <= 0;
        sample_loop_bw <= 0; //????
        freq loop bw <= 0; //????
 5
       end
       else
       begin
        if (wr_str)
        begin
10
        if (f_twd_h_wen)
        begin
         freq_open <= wr_data[7];
         freq twiddle[12:8] <= wr data[4:0];
        end
15
        if (f_twd_l_wen)
         freq_twiddle[7:0] <= wr_data[7:0];
        if (s_twd_h_wen)
20
        begin
         sample open <= wr data[7]:
         sample_twiddle[12:8] <= wr data[4:0]:
        end
25
        if (s twd I wen)
         sample_twiddle[7:0] <= wr data[7:0];
        if (f lbw h_wen)
         freq loop bw[12:8] <= wr data[4:0];
30
        if (f_lbw_l_wen)
         freq_loop_bw[7:0] <= wr_data[7:0];
        if (s lbw h wen)
35
         sample loop_bw[12:8] <= wr data[4:0];
        if (s lbw l_wen)
         sample_loop_bw[7:0] <= wr_data[7:0];
40
        end
       end
      end
      /*FOLDENDS*/
45
      endmodule
                                           Listing 32
      // SccsId: %W% %G%
50
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
```

55

```
module pilot store (clk, en, ram do, phase in, ram rnw, ram_di, phase_out);
      input clk, en;
       // input [9:0] addr;
      input [13:0] phase_in;
 5
       input [13:0] ram_do;
       output ram_rnw;
       output [13:0] ram_di, phase out;
10
       wire ram_rnw;
       // reg en_d1;
       // reg [9:0] addr_reg;
       // reg [13:0] mem [579:0];
       reg [13:0] phase_out; //, phase_in_reg;
       wire [13:0] ram_di;
15
       always @ (posedge clk)
       begin
       // en_d1 <= en;
20
        if (en)
        begin
       // phase_in_reg <= phase_in;
       // addr reg <= addr;
25
        phase_out <= ram_do;
       // phase_out <= mem[addr];</pre>
        end
       // if (en d1)
       // mem[addr_reg] <= phase_in_reg;</pre>
30
       end
       assign ram_di = phase_in;
       assign ram rnw = !en;
35
       endmodule
                                             Listing 33
       // SccsId: %W% %G%
40
        Copyright (c) 1997 Pioneer Digital Design Centre Limited
45
       module slow_arith (acc_simple, acc_prod, guard, freq_err_uf, samp_err_uf);
        input [1:0] guard;
        input [20:0] acc_simple;
 50
        input [29:0] acc_prod;
        output [12:0] freq_err_uf, samp_err_uf;
        reg [12:0] freq_err_uf, samp_err_uf;
        reg [20:0] freq_scale;
 55
        reg [38:0] inter_freq;
```

```
reg sign;
       reg [20:0] mod_acc;
       reg [38:0] mod_trunc_sat;
       reg [41:0] mod;
5
       reg sign a, sign_b, sign_inter_sr;
       reg [20:0] mod_acc_s;
       reg [29:0] mod_acc_p;
       reg [35:0] a, mod_a;
       reg [35:0] b, mod_b;
10
       reg [36:0] mod_diff, diff;
       reg [46:0] inter_sr, mod_inter_sr;
       parameter sp = 45, acc_x = 33927, samp_scale = 11'b10100100110;
15
       always @ (guard)
       case (guard)
        2'b00: freq_scale = 21'b011110100111110001011; // guard == 64
        2'b01: freq_scale = 21'b011101101110001000011; // guard == 128
20
        2'b10: freq_scale = 21'b011100000100011101010; // guard == 256
        2'b11: freq_scale = 21'b011001010000110011111; // guard == 512
       endcase
       always @ (acc_simple or freq_scale)
25
       begin
       sign = acc simple[20];
       mod acc = sign ? (~acc_simple + 1) : acc_simple;
       mod = (freq scale * mod_acc);
30
       // inter freq = sign ? (\simmod + 1) : mod;
        if (mod[41:38] > 0)
        begin
        mod_trunc_sat = 39'h3ffffffff;
35
        $display("freq_err saturated");
        end
        else
        mod_trunc_sat = mod[38:0];
40
        inter freq = sign ? (~mod_trunc_sat + 1) : mod_trunc_sat;
        freq err uf = inter_freq >> 26;
       end
 45
       always @ (acc_simple or acc_prod)
       begin
        sign a = acc_prod[29];
        mod_acc_p = sign_a ? (~acc_prod + 1) : acc_prod;
 50
        mcd a = sp * mod_acc_p;
        a = sign \ a ? (\sim mod_a + 1) : mod_a;
        sign_b = acc_simple[20];
        mod acc s = sign_b ? (~acc_simple + 1) : acc_simple;
 55
        mod b = acc_x * mod_acc_s;
```

```
b = sign b ? (\sim mod b + 1) : mod b;
       diff = \{a[35], a\} - \{b[35], b\}; // sign extend
       sign inter sr = diff[36];
 5
       mod_diff = sign_inter_sr ? (~diff + 1) : diff;
       mod_inter_sr = (mod_diff * samp_scale);
       inter sr = sign_inter_sr ? (~mod_inter_sr + 1) : mod inter sr;
       samp_err_uf = inter_sr >> 34; //!!scaling!!
10
       end
      endmodule
                                            Listing 34
15
      // Sccsld: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
20
      module sweep twiddle (freq err fil, samp err fil, freq_sweep, sr_sweep,
             freq_open, sample_open, freq_twiddle, sample_twiddle,
             .freq err out, samp_err_out);
       input freq open, sample open;
25
       input [3:0] freq_sweep, sr_sweep;
       input [12:0] freq_err_fil, samp_err_fil, freq_twiddle, sample_twiddle;
       output [12:0] freq_err_out, samp_err_out;
       reg [12:0] freq_err_out, samp_err_out;
30
       reg [12:0] freq_err_swept, samp_err_swept;
       always @ (freq_sweep or freq_err_fil)
       case (freq_sweep)
35
        4'b0000: freq err swept = freq_err_fil;
        4'b0001: freq_err_swept = freq_err_fil + 500;
        4'b0010: freq_err_swept = freq_err_fil + 1000;
        4'b0011: freq_err_swept = freq_err_fil + 1500;
        4'b0100: freq_err_swept = freq_err_fil + 2000;
40
        4'b0101: freq err swept = freq_err_fil + 2500;
        4'b0110: freq_err_swept = freq_err_fil + 3000;
        4'b0111: freq_err_swept = freq_err_fil + 3500;
        default: freq_err_swept = freq_err_fil;
       endcase
45
        always @ (sr_sweep or samp_err fil)
        case (sr_sweep)
        4'b0000: samp_err_swept = samp_err_fil;
        4'b0001: samp_err_swept = samp_err_fil + 500;
 50
        4'b0010: samp err swept = samp err fil - 500;
        4'b0011: samp_err_swept = samp_err_fil + 1000;
        4'b0100: samp_err_swept = samp_err_fil - 1000;
        4'b0101: samp err swept = samp err fil + 1500;
        4'b0110: samp_err_swept = samp_err_fil - 1500;
 55
        4'b0111: samp_err_swept = samp_err_fil + 2000;
```

```
4'b1000: samp_err_swept = samp_err_fil - 2000;
       default: samp_err_swept = samp_err_fil;
       endcase
 5
       always @ (freq_err_swept or freq_open or freq_twiddle)
      if (freq open)
       freq_err_out = freq_twiddle;
       freq_err_out = freq_err_swept + freq_twiddle;
10
       always @ (samp_err_swept or sample open or sample twiddle)
      if (sample_open)
       samp_err_out = sample_twiddle;
       eise
15
       samp err out = samp err swept + sample twiddle:
      endmodule
20
                                           Listing 35
      // Sccsld: %W% %G%
       Copyright (c) 1997 Pioneer Digital Design Centre Limited
25
      module tan taylor (clk, nrst, resync, uc_pilot, ui_data, uq_data, phase,
30
            got_phase);
       input clk, nrst, resync, uc_pilot;
       input [11:0] ui_data, uq_data;
       output got_phase;
       output [13:0] phase;
35
       reg got_phase;
       reg [13:0] phase;
       reg add, qgti, modqeqi, i_zero_reg, q_zero_reg, qo:
       reg [1:0] quadrant;
40
       reg [6:0] count, count d1;
       reg [10:0] mod_i, mod_q, coeff, numer, denom;
       reg [21:0] x_sqd, x_pow, next_term, sum, flip, next_term_unshift, prev_sum,
          x sqd_unshift, x_pow_unshift;
45
       wire got;
       wire [10:0] div;
       parameter pi = 6434, pi_over2 = 3217, minus_pi_o2 = 13167, pi_over4 = 1609;
50
       divide div1 (clk, go, numer, denom, div, got):
       always @ (posedge clk)
       begin
       if (!nrst || resync)
55
        count <= 7'b1111111;
```

```
else
       begin
        if (uc_pilot)
        begin
         mod_i \le ui_data[11] ? (\sim ui_data[10:0] + 1) : ui_data[10:0]; mod_q \le uq_data[11] ? (\sim uq_data[10:0] + 1) : uq_data[10:0];
5
         quadrant <= {uq_data[11], ui_data[11]};
         count \leq 0;
         go <= 0;
10
         end
         else
         begin
         if (count == 0)
15
         begin
          qqti <= (mod_q > mod_i);
          modqeqi <= (mod_q == mod_i);
          i_zero_reg <= (mod i == 0):
          q zero_reg <= (mod_q == 0);
20
          add \leq 0;
          go <= 1;
          count <= 1;
         end
         if ((count >= 3) && (count < 71))
25
          count <= count + 2;
          if (count == 1)
          begin
          go \le 0;
30
          if (got)
          begin
           sum <= div;
           x pow \leq div;
           x. sqd <= x_ sqd_unshift >> 11;
35
           count <= 3;
          end
          end
          if ((count > 1) && (count < 69))
40
          x pow <= x_pow_unshift >> 11;
          if \overline{((count > 3))} && \overline{(count < 69)}
          next_term <= next_term_unshift >> 12;
          if ((count > 5) && (count < 69))
45
          begin
           prev_sum <= sum;
           sum <= add ? (sum + next_term) : (sum - next_term);
           add <= !add;
          end
 50
          end
          if (count == 67)
          sum <= (prev_sum + sum) >> 1;
          if (count == 69)
          casex ({i_zero_reg, q_zero_reg, qgti, modqeqi, quadrant})
          6'b1xx0_0x: phase <= pi_over2;
 55
          6'b1xx0 1x: phase <= minus_pi_o2;
```

```
6'b01x0 x0: phase <= 0:
         6'b01x0_x1: phase <= pi;
         6'b0010_00: phase <= {2'b00, flip[11:0]};
         6'b0010_01: phase <= pi - {2'b00, flip[11:0]};
  5
         6'b0010 10: phase <= 0 - {2'b00, flip[11:0]};
         6'b0010_11: phase <= {2'b00, flip[11:0]} - pi;
         6'b0000_00: phase <= {2'b00, sum[11:0]}:
         6'b0000_01: phase <= pi - {2'b00, sum[11:0]};
10
         6'b0000_10: phase <= 0 - {2'b00, sum[11:0]};
         6'b0000_11: phase <= {2'b00, sum[11:0]} - pi;
         6'bxxx1_00: phase <= pi over4;
         6'bxxx1_01: phase <= pi - pi_over4;
15
         6'bxxx1 10: phase <= 0 - pi_over4;
         6'bxxx1 11: phase <= pi_over4 - pi;
        endcase
20
        count d1 <= count;
        got phase \leq (count == 69):
        end
       end
25
       always @ (div)
       x_sqd_unshift = div * div; // had to do this in order to stop synthesis throwing away!
       always @ (x pow or coeff)
       next_term_unshift = (x_pow * coeff); // compass dp_cell mult_booth_csum
30
       always @ (x pow or x sqd)
       x_pow_unshift = (x_pow * x_sqd); // compass dp_cell mult_booth_csum
       always @ (count_d1)
35
       case (count d1)
         3: coeff = 11'b10101010101:
         5: coeff = 11'b01100110011:
         7: coeff = 11'b01001001001
         9: coeff = 11'b00111000111;
40
         11: coeff = 11'b00101110100:
         13: coeff = 11'b00100111011;
         15: coeff = 11'b00100010001;
         17: coeff = 11'b00011110001:
         19: coeff = 11'b00011010111:
45
         21: coeff = 11'b00011000011:
         23: coeff = 11'b00010110010:
         25: coeff = 11'b00010100011:
         27: coeff = 11'b00010010111
         29: coeff = 11'b00010001101:
         31: coeff = 11'b00010000100;
50
         33: coeff = 11'b00001111100:
         35: coeff = 11'b00001110101;
         37: coeff = 11'b00001101110:
         39: coeff = 11'b00001101001:
         41: coeff = 11'b00001100100;
55
         43: coeff = 11'b00001011111:
```

```
45: coeff = 11'b00001011011;
         47: coeff = 11'b000010101111;
         49: coeff = 11'b00001010011;
         51: coeff = 11'b00001010000:
         53: coeff = 11'b00001001101;
5
         55: coeff = 11'b00001001010;
         57: coeff = 11'b00001000111;
         59: coeff = 11'b00001000101;
         61: coeff = 11'b00001000011;
         63: coeff = 11'b00001000001:
10
        // 65: coeff = 11'b000001111111;
        // 67: coeff = 11'b00000111101;
        // 69: coeff = 11'b00000111011;
        // 71: coeff = 11'b00000111001;
        // 73: coeff = 11'b00000111000;
15
        // 75: coeff = 11'b00000110110;
        // 77: coeff = 11'b00000110101;
       default: coeff = 11'bx;
       endcase
20.
       always @ (mod_q or mod_i or qgti)
       numer = qgti ? mod_i : mod_q;
       denom = qgti ? mod_q : mod_i;
25
       always @ (sum)
       flip = pi over2 - sum;
30
      // always @ (got)
      // if (got)
      // $display("numer was %d, denom was %d, div then %d", numer, denom, div);
      // always @ (count)
      // if (count < 68) $display("as far as x to the %0d term, approx = %d", (count-6),
35
       sum);
       always @ (got_phase)
        begin: display
        reg [13:0] real_phase;
40
         if (phase[13])
         begin
         real_phase = (~phase + 1);
         if (got_phase) $display("%t: got phase, phase = -%0d", $time, real_phase);
45
         end
         else
         if (got_phase) $display("%t: got phase, phase = %0d", $time, phase);
 50
         end
        end // display
       endmodule
```

While this invention has been explained with reference to the structure disclosed herein, it is not confined to the details set forth and this application is intended to cover any modifications and changes as may come within the scope of the following claims:

CLAIMS

·
1. A digital receiver for multicarrier signals comprising:

an amplifier accepting an analog multicarrier signal, wherein said multicarrier signal comprises a stream of data symbols having a symbol period T_s , wherein the symbols comprise an active interval, a guard interval, and a boundary therebetween, said guard interval being a replication of a portion of said active interval;

an analog to digital converter coupled to said amplifier;

an I/Q demodulator for recovering in phase and quadrature components from data sampled by said analog to digital converter;

an automatic gain control circuit coupled to said analog to digital converter for providing a gain control signal for said amplifier;

a low pass filter circuit accepting I and Q data from said I/Q demodulator, wherein said I and Q data are decimated;

a resampling circuit receiving said decimated I and Q data at a first rate and outputting resampled I and Q data at a second rate;

an FFT window synchronization circuit coupled to said resampling circuit for locating a boundary of said guard interval;

a real-time pipelined FFT processor operationally associated with said FFT window synchronization circuit, wherein said FFT processor comprises at least one stage, said stage comprising:

a complex coefficient multiplier; and

a memory having a lookup table defined therein for multiplicands being multiplied in said complex coefficient multiplier, a value of each said multiplicand being unique in said lookup table; and

a monitor circuit responsive to said FFT window synchronization circuit for detecting a predetermined event, whereby said event indicates that a boundary between an active symbol and a guard interval has been located.

- 2. The receiver according to claim 1, wherein said FFT window synchronization circuit comprises:
- a first delay element accepting currently arriving resampled I and Q data, and outputting delayed resampled I and Q data;
- a subtracter, for producing a difference signal representative of a difference between said currently arriving resampled I and Q data and said delayed resampled I and Q data;

8	a first circuit for producing an output signal having a unipolar magnitude that is
9	representative of said difference signal of said subtracter;
10	a second delay element for storing said output signal of said first circuit;
11	a third delay element receiving delayed output of said second delay element; and
12	a second circuit for calculating a statistical relationship between data stored in
13	said second delay element and data stored in said third delay element and having an
14	output representative of said statistical relationship.
1	3. The receiver according to claim 2, wherein said statistical relationship
2	comprises an F ratio.
1	4. The receiver according to claim 1, wherein said FFT processor operates in an
2	8K mode.
1	5. The receiver according to claim 1, wherein said wherein said FFT processor
2	further comprises an address generator for said memory, said address generator
3	accepting a signal representing an order dependency of a currently required multipli-
4	cand, and outputting an address of said memory wherein said currently required
5	multiplicand is stored.
1	6. The receiver according to claim 5, wherein each said multiplicand is stored in
2	said lookup table in order of its respective order dependency for multiplication by said
3	complex coefficient multiplier, said order dependencies of said multiplicands defining an
4	incrementation sequence, and said address generator comprises:
5	an accumulator for storing a previous address that was generated by said
6	address generator;
7	a circuit for calculating an incrementation value of said currently required
8	multiplicand; and
9	an adder for adding said incrementation value to said previous address.
1	7. The receiver according to claim 6, wherein said lookup table comprises a
2	plurality of rows, and said incrementation sequence comprises a plurality of
3	incrementation sequences, said multiplicands being stored in row order, wherein
4	in a first row a first incrementation sequence is 0;
5	in a second row a second incrementation sequence is 1;
6	in a third row first and second break points B1, B2 of a third incrementation
7	sequence are respectively determined by the relationships

$$B1_{M_N} = 4^N B1_{M_N} - \sum_{n=0}^{N-1} 4^n$$

$$B2_{M_N} = \sum_{n=0}^{N} 4^n$$

10 ; and

in a fourth row a third break point B3 of a third incrementation sequence is determined by the relationship

$$B3_{M_N} = 2 \times 4^N + 2$$

- wherein M_N represents the memory of an Nth stage of said FFT processor.
 - 8. The receiver according to claim 1, further comprising channel estimation and correction circuitry comprising:

pilot location circuitry receiving a transformed digital signal representing a frame from said FFT processor for locating pilot carriers therein, wherein said pilot carriers are spaced apart in a carrier spectrum of said transformed digital signal at intervals K and have predetermined magnitudes, said pilot location circuitry comprising:

a first circuit for computing an order of carriers in said transformed digital signal modulo K;

K accumulators coupled to said second circuit for accumulating magnitudes of said carriers in said transformed digital signal, said accumulated magnitudes defining a set; and

a correlation circuit for correlating K sets of accumulated magnitude values with said predetermined magnitudes, wherein a first member having a position calculated modulo K in each of said K sets is uniquely offset from a start position of said frame.

- 9. The receiver according to claim 8, wherein said pilot location circuitry further comprises a bit reversal circuit for reversing a bit order of said transformed digital signal.
- 10. The receiver according to claim 7, wherein said magnitudes of said carriers and said predetermined magnitudes are amplitudes.
- 11. The receiver according to claim 7, wherein said magnitudes of said carriers and said predetermined magnitudes are absolute values.

1 2 3	12. The receiver according to claim 7, wherein said correlation circuitry further comprises a peak tracking circuit for determining a spacing between a first peak and a second peak of said K sets of accumulated magnitudes.
1	13. The receiver according to claim 7, wherein said channel estimation and
2	correction circuitry further comprises:
3	an interpolating filter for estimating a channel response between said pilot
4	carriers; and
5	a multiplication circuit for multiplying data carriers output by said FFT processor
6	with a correction coefficient produced by said interpolating filter.
1	14. The receiver according to claim 7, wherein said channel estimation and
2	correction circuitry further comprises a phase extraction circuit accepting a data stream of phase-uncorrected I and Q
3	data from said FFT processor, and producing a signal representative of a phase angle
4	of said uncorrected data, said phase extraction circuit including an accumulator for
5 6	accumulating the phase angles of succeeding phase-uncorrected I and Q data.
1	15. The receiver according to claim 14, said channel estimation and correction
2	circuitry further comprises:
3	an automatic frequency control circuit coupled to said phase extraction circuit
4	and said accumulator, comprising;
5 6	a memory for storing an accumulated common phase error of a first symbol carried in said phase-uncorrected I and Q data;
7	wherein said accumulator is coupled to said memory and accumulates a
8	difference between a common phase error of a plurality of pilot carriers in a second
9	symbol and a common phase error of corresponding pilot carriers in said first symbol;
10	an output of said accumulator being coupled to said I/Q demodulator.
1	16. The receiver according to claim 15, wherein said coupled output of said
2	accumulator is enabled in said I/Q demodulator only during reception of a guard interval
3	therein.
1	17. The receiver according to claim 14, said channel estimation and correction
2	circuitry further comprises an automatic sampling rate control circuit coupled to said
3	phase extraction circuit, comprising:
	•

4

5

6

7

8

9

10

11

12

1

2

3

1

2

3

1

2

3

1 2

3

4 5

6

1

2

3 4

5

a memory for storing accumulated phase errors of pilot carriers in a first symbol carried in said phase-uncorrected I and Q data;

wherein said accumulator is coupled to said memory and accumulates differences between phase errors of pilot carriers in a second symbol and phase errors of corresponding pilot carriers in said first symbol to define a plurality of accumulated intersymbol carrier phase error differentials, a phase slope being defined by a difference between a first accumulated intersymbol carrier phase differential and a second accumulated intersymbol carrier phase differential;

an output of said accumulator being coupled to said I/Q demodulator.

- 18. The receiver according to claim 17, wherein said sampling rate control circuit stores a plurality of accumulated intersymbol carrier phase error differentials and computes a line of best fit therebetween.
- 19. The receiver according to claim 17, wherein said coupled output signal of said accumulator is enabled in said resampling circuit only during reception of a guard interval therein.
- 20. The receiver according to claim 17, wherein a common memory for storing output of said phase extraction circuit is coupled to said automatic frequency control circuit and to said automatic sampling rate control circuit.
- 21. The receiver according to claim 14, wherein said phase extraction circuit further comprises:

a pipelined circuit for iteratively computing the arctangent of an angle of rotation according to the series

$$\tan^{-1}(x) = x - \frac{x^3}{3} + \frac{x^5}{5} - \frac{x^7}{7} + \frac{x^9}{9} - \dots, |x| < 1$$
 wherein x is a ratio of said phase-uncorrected I and Q data.

22. The receiver according to claim 21, wherein said pipelined circuit comprises: a constant coefficient multiplier; and

a multiplexer for selecting one of a plurality of constant coefficients of said series, an output of said multiplexer being connected to an input of said constant coefficient multiplier.

!	23. The receiver according to claim 21, wherein said pipelined circuit comprises:
-	a multiplier; a first memory for storing the quantity x ² , said first memory being coupled to a
.	first input of said multiplier; a second memory for holding an output of said multiplier; and
	a feedback connection between said second memory and a second input of said
) . -	
•	multiplier.
1	24. The receiver according to claim 21, wherein said pipelined circuit further
2	comprises:
3	a third memory for storing a value of said series;
4	a control circuit, coupled to said third memory, wherein said pipeline circuit
5	computes N terms of said series, and said pipeline circuit computes N+1 terms of said
6	series, wherein N is an integer;
7	an averaging circuit coupled to said third memory for computing an average of
8	said N terms and said N+1 terms of said series.
1	25. The receiver according to claim 1, wherein data transmitted in a pilot carrier
2	of said multicarrier signal is BCH encoded according to a code generator polynomial
3	h(x), further comprising:
4	a demodulator operative on said BCH encoded data;
5	an iterative pipelined BCH decoding circuit, comprising:
6	a circuit coupled to said demodulator for forming a Galois Field of said
7	polynomial, and calculating a plurality of syndromes therewith;
8	a plurality of storage registers, each said storage register storing a
9	respective one of said syndromes;
10	a plurality of feedback shift registers, each said feedback shift register
11	accepting data from a respective one of said storage registers and having an
12	output;
13	a plurality of Galois field multipliers, each said multiplier being connected
14	in a feedback loop across a respective one of said feedback shift registers and
15	multiplying the output of its associated feedback shift register by an alpha value
16	of said Galois Field;
17	an output Galois field multiplier for multiplying said outputs of two of said
18	feedback shift registers;


19 20	an error detection circuit connected to said feedback shift registers and said output Galois field multiplier, wherein an ouput signal of said error detection
21	circuit indicates an error in a current bit of data; and
22	a feedback line enabled by said error detection circuit and connected to
23	said storage registers, wherein outputs of said feedback shift registers are written
24	into said storage registers.
1	26. The receiver according to claim 25, wherein said output Galois field multiplier
2	comprises:
3	a first register initially storing a first multiplicand A;
4	a constant coefficient multiplier connected to said register for multiplication by a
5	value α , an output of said constant coefficient multiplier being connected to said first
6	register to define a first feedback loop, whereby in a kth cycle of clocked operation said
7	first register contains a Galois field product $A\alpha^k$;
8	a second register for storing a second multiplicand B;
9	an AND gate connected to said second register and to said output of said
10	constant coefficient multiplier;
11	an adder having a first input connected to an output of said AND gate;
12	an accumulator connected to a second input of said adder; wherein an output of
13	said adder is connected to said accumulator to define a second feedback loop;
14	whereby a Galois field product AB is output by said adder.
1	27. A method for estimation of a frequency response of a channel, comprising the
2	steps of:
3	receiving from a channel a multicarrier signal having a plurality of data carriers
4	and scattered pilot carriers, said scattered pilot carriers being spaced apart at a first
. 5	interval N and being transmitted at a power that differs from a transmitted power of said
6	data carriers;
7	converting said multicarrier signal to a digital representation thereof;
8	performing a Fourier transform on said digital representation of said multicarrier
9	signal to generate a transformed digital signal;
10	reversing a bit order of said transformed digital signal to generate a bit-order
11	reversed signal;
12	cyclically accumulating magnitudes of carriers in said bit-order reversed signal
13	in N accumulators;
14	correlating said accumulated magnitudes with said power of said scattered pilot
15	carriers;

6 7	responsive to said step of correlating, generating a synchronizing signal that identifies a carrier of said multicarrier signal.
1 2 3 4 5	28. The method according to claim 27, wherein said step of accumulating magnitudes comprises the steps of: adding absolute values of a real component of said bit-order reversed signal to respective absolute values of imaginary components thereof to generate sums; respectively storing said sums in said accumulators.
1 2 3 4	29. The method according to claim 27, wherein said step of correlating said accumulated magnitudes further comprises the step of: identifying a first accumulator having a highest value stored therein representing a first carrier position.
1 2 3 4 5 6	30. The method according to claim 29, wherein said step of correlating said accumulated magnitudes further comprises the steps of: identifying a second accumulator having a second highest value stored therein representing a second carrier position; and determining an interval between said first carrier position and said second carrier position.
1 2 3	31. The method according to claim 27, further comprising the steps of: comparing a position of a carrier of a first symbol in said bit-order reversed signal with a position of a carrier of a second symbol therein.
1 2 3 4 5	32. The method according to claim 27, further comprising the steps of: interpolating between pilot carriers to determine correction factors for respective intermediate data carriers disposed therebetween; and respectively adjusting magnitudes of said intermediate data carriers according to said correction factors.
1 2 3 4 5 6	33. The method according to claim 27, further comprising the steps of: determining a mean phase difference between corresponding pilot carriers of successive symbols being transmitted in said transformed digital signal; and generating a first control signal responsive to said mean phase difference; and responsive to said first control signal adjusting a frequency of reception of said multicarrier signal.

comprises computing a line of best fit.

	213
7	34. The method according to claim 33, further comprising the steps of:
8	determining a first phase difference between a first data carrier of a first symbol
9	in said transmitted data carrier and said first data carrier of a second symbol therein;
10	determining a second phase difference between a second data carrier of said first
11	symbol and said second data carrier of said second symbol; and
12	determining a difference between said first phase difference and said second
13	phase difference to define a phase slope between said first data carrier and said second
14	data carrier;
15	generating a second control signal responsive to said phase slope; and
16	responsive to said second control signal adjusting a sampling frequency of said
17	multicarrier signal.
18	35. The method according to claim 34, wherein said step of determining a
19	difference between said first phase difference and said second phase difference

20







FIG.3





X IDEAL CONSTELLATION SAMPLES


@ PERTURBED SAMPLES


FIG.5


PCT/US97/18911
























FIG. 12

(SERIAL OR PARALLEL)











UNCORRECTED SPECTRUM (+)
(TO FREQUENCY/SAMPLING ERROR BLOCK)

FIG. 16









FIG.19






FIG.21








FIG.22





WO 98/19410 PCT/US97/18911














22/48




23/48

FIG. 28B







25/48



WO 98/19410 PCT/US97/18911





								27/	48								<u> </u>	
									,								FIG.32B	FIG.32
																	FIG.32A	
MULTIPLIER M3	0M	w10 w12 w14 w16 w18 w20 w22 w24 w26 w28	w5 w6 w7 w8 w9 w10 w11 w12 w13 w14	w15	0W	w74 w76 w78 w80 w82 w84 w86 w88 w90 w92	w37 w38 w39 w40 w41 w42 w43 w44 w45 w46	W111 W114 W117		138 140144146148 w,150 w,152 w,154 w,156	0 W 50 W 10 W 17 W 78 W 78 W 79 W 76 W 77 W 78 W 79	Wos W/O W/ W/Z W W W W W W W W W W W W W W W W	W20/W210 W213 W210 W213 W223 W223 W223 W223 W223 W223 W223	3	00 w202 w204 w206 w208 w210 w212 w214 w216 w218 w220 w222	w101 w102 w103 w104 w105 w106 w107 w108 w109 w110	=	FIG.32A
	0/11 0/11		-	+	71 -	w w w w w w w w w w w w w w w w w w w	w35 w36	w102 w105 w108		W W W	05 M +C1 M 7C1 M 0C1 M 871 M	Web Wb/ Woo	w192 w195 w198 w201 w204	0,11 0,11	W W W W W W W W W W W W W W W W W W W	w 89 w	w w	A .
1	330	w 4 _W	w2	9,0	C	Me8	w34			o M C	7C1 M U	QQM (5 w 198		W 4196	W 7 W	W 1	A
	C				┵╻┝─	99/11	2 ",33	1		0 M	CI W 87	4 wes	92 W ¹⁹	0	W 60	W 25 W	88 W 39	A
		20	3 3	- N		W 49	w w32	96 ^M		0%		W64	**			≥ °	* S	M

∞
8
3
ර
L

									١	· 								
M ₀	W62	W ³¹	w93	0	3	W126	W63	w189		0,0	w190	w ₉₅	W285	(ρM	W254	w127	W381
0 _W		w30	₀₆ M	0,11	≥	w ¹²⁴	w62	w 186		0	w188	w ⁹⁴	W282	6	O _M	W252	w126	w378
0,0		w ²⁹	W87	0,11	S	w122	.w61	w 183		0М	w186	W ₉₃	w276 w279 w282		οM	W250	w117 w118 w119 w120 w121 w122 w123 w124 w125 w126	342 W345 W348 W351 W354 W357 W360 W363 W366 W369 W372 W375 W378
0M		W28	W84	0,,,	2	w120	w ⁶⁰	w162 w165 w168 w171 w174 w177 w180		_W 0	W184	W92	w276	•	w ₀	w232 w234 w236 w238 w240 w242 w244 w246 w248	w124	w ³⁷²
OM	W54	W ²⁷	W81	0,,,	<u>}</u>	W118	65 ^M	W177	16	w ₀		W ₉₁	w273		O _≫	w246	w123	w369
0M		w ²⁶	w78	C	<u>^</u>	W112 W114 W116	w58	W174		0M	w168 w170 w172 w174 w176 w178 w180	06 ^M	w270		°×	w244	w122	w366
0,0		W25	w ⁷⁵		<u> </u>	W114	W ₅₇	w171		0M	W178	_W 89	w267		0/	W242	w121	W363
0M		W24	w72		<u>~</u>	w112	w ₂₆	w168		o _≫	W176	W88	w264	1 6	0 <u>M</u>	w240	w120	w360
0М		w23	₆₉ M	C	M	W110	w55	w165		0 _M	W174	W87	W261		o _≫	w238	w 119	W357
0,0		w22	w66	C	W	W104 W106 W108 W110	w54	w162		0/	w172	_w 86	w258		0,0	w236	™118	w354
0%		W21	w63	C	2	w ¹⁰⁶	w53	w 159		0,0	w 170	w85	w252 w255		0 ^M	w234	117 _W	w351
0M		w20	. Me0		OM.	w104	w52	w 156		0	w 168	w84	w252		0,9	w232	,,,116	w348
0M		w19	w57		M	W102	w51	w 153		0М	w 166	w83	<u>w</u> 24€		0/4		w w w w w w w w w w w w w w w w w w w	w345
OM		18	w54	c	O.M	w100	20	150		0	w 164	,,,82 ,,,,82	w246		0/4		w 114	> >
0/11	w34	17 _W	w51		2×	_W 98	w49	w147		0M	162 W		1177		0,4	,,,224 ,,,226	w w w 112 w113	w w w w w w w w w w w w w w w w w w w
0/11	w w32	w 16	₩ 48) M	96 ^M	w48	w144		0/9	w 160	1,4,80 W,81	w240		0,1	w ,,,224	w 112	w w336
											•							
				.]								






FIG.33A

		01	—		30/4	. 8	. 0	7	·	
-338 LINE 3	LINE 0	LINE 2	LINE	2	20 EFFS \4	LINE	LINE	LINE 2	LINE	
MULTIPLIER M2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	97 98 99 100 101 102 103 104 105 105 107 105 103 104 105 105 107 106 107 107 107 107 107 107 107 107 108 108 20 22 24 26 28 30 30 W2 W4 W6 W8 W10 W12 W14 W16 W18 W20 W22 24 26 28 W30 W30 W30 W20 W24 W26 W28 W36 W30 W30 </td <td>WT 2 3 4 4 5 6 W6 W6 W6 W6 W6</td> <td>3 W6 W9 12 15 18 W1 W1 W15 W1</td> <td>B1→</td> <td></td> <td>0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</td> <td>34 35 36 38 38 39 41 42 W44 W</td> <td>19, 20 W 19 W</td> <td>45 47 W 49 W 57 W 60 W 63 W 66 W 69 W 72 W 75 W 89 W 81 W 82 W 83 W 84 W 85 W 86 W 87 W 88</td> <td></td>	WT 2 3 4 4 5 6 W6 W6 W6 W6 W6	3 W6 W9 12 15 18 W1 W1 W15 W1	B1→		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	34 35 36 38 38 39 41 42 W44 W	19, 20 W 19 W	45 47 W 49 W 57 W 60 W 63 W 66 W 69 W 72 W 75 W 89 W 81 W 82 W 83 W 84 W 85 W 86 W 87 W 88	












FIG.36










37/48







38/48




























FIG.51









FIG.54







FIG.56



NSDOCID: <WO___9819410A2_I_>



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6:

H04L 27/26, G06F 17/14, H04L 1/00

(11) International Publication Number:

WO 98/19410

(43) International Publication Date:

7 May 1998 (07.05.98)

(21) International Application Number:

PCT/US97/18911

A3

(22) International Filing Date:

22 October 1997 (22.10.97)

(30) Priority Data:

9622728.5

31 October 1996 (31.10.96) **GB** GB

26 September 1997 (26.09.97) 9720550.4

- (71) Applicant: DISCOVISION ASSOCIATES [US/US]; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).
- (72) Inventors: ALAM, Dawood; 15 Westbury Park, Durdham Down, Bristol BS6 7JA (GB). COLLINS, Matthew, James; Flat 1, 4 New King Street, Bath BA1 2BN (GB). DAVIES, David, Huw; 6 Glen Brook, Glen Drive, Stoke Bishop, Bristol BS9 1SB (GB). KEEVILL, Peter, Anthony; 7 Junction Road, Oldfield Park, Bath BA2 3NQ (GB). NOLAN, John, Matthew; 19 The Firs, Combe Down, Bath, Somerset BA2 5ED (GB). FOXCROFT, Thomas; 52B Pembroke Road, Clifton, Bristol BS8 3DT (GB). PARKER, Jonathan; 66 Third Avenue, Oldfield Park, Bath BA2 3NZ (GB).
- (74) Agent: BICKEL, Arthur, S.; Suite 200, 2355 Main Street, P.O. Box 19616, Irvine, CA 92623 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published


With international search report.

Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.

(88) Date of publication of the international search report:

27 August 1998 (27.08.98)

(54) Title: SINGLE CHIP VLSI IMPLEMENTATION OF A DIGITAL RECEIVER EMPLOYING ORTHOGONAL FREQUENCY DIVISION MULTIPLEXING



(57) Abstract

The invention provides a single chip implementation of a digital receiver for multicarrier signals that are transmitted by orthogonal frequency division multiplexing. Improved channel estimation and correction circuitry are provided. The receiver has highly accurate sampling rate control and frequecy control circuitry. BCH decoding of tps data carriers is achieved with minimal resources with an arrangement that includes a small Galois field multiplier. An improved FFT window synchronization circuit is coupled to the resampling circuit for locating the boundary of the guard interval transmitted with the active frame of the signal. A real-time pipelined FFT processor is operationally associated with the FFT window synchronization circuit and operates with reduced memory requirements.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL AM AT AU AZ BA BB BE BF BG BJ BR BY CA CF CG CH CI CM CN CU CZ DE DE DE EE	Albania Armenia Australia Australia Azerbaijan Bosnia and Herzegovina Barbados Belgium Burkina Faso Bulgaria Benin Brazil Belarus Canada Central African Republic Congo Switzerland Côte d'Ivoire Cameroon China Cuba Czech Republic Germany Denmark Estonia	ES FI FR GA GB GE GH GN GR HU IE IL IS IT JP KE KG KP KR LC LI LK LR	Spain Finland France Gabon United Kingdom Georgia Ghana Guinea Greece Hungary Ireland Israel Iceland Italy Japan Kenya Kyrgyzstan Democratic People's Republic of Korea Republic of Korea Kazakstan Saint Lucia Licchtenstein Sri Lanka Liberia	LS LT LU LV MC MD MG MK ML MN MR MW MX NE NL NO NZ PL PT RO RU SD SE SG	Lesotho Lithuania Luxembourg Latvia Monaco Republic of Moldova Madagascar The former Yugoslav Republic of Macedonia Mali Mongolia Mauritania Malawi Mexico Niger Netherlands Norway New Zealand Poland Portugal Romania Russian Federation Sudan Sweden Singapore	SI SK SN SZ TD TG TJ TM TR TT UA UG US UZ VN YU ZW	Slovenia Slovakia Scnegal Swaziland Chad Togo Tajikistan Turkmenistan Turkey Trinidad and Tobago Ukraine Uganda United States of America Uzbekistan Viet Nam Yugoslavia Zimbabwe
---	--	--	---	---	---	--	--

Inter. inal Application No PCT/US 97/18911

CLASSIFICATION OF SUBJECT MATTER PC 6 H04L27/26 G06F H04L1/00 G06F17/14 IPC 6 According to International Patent Classification (IPC) or to both national classification and IPC B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) HO4L IPC 6 Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched Electronic data base consulted during the international search (name of data base and, where practical, search terms used) C. DOCUMENTS CONSIDERED TO BE RELEVANT Relevant to claim No. Citation of document, with indication, where appropriate, of the relevant passages 1,4 EP 0 730 357 A (TELIA AB) 4 September 1996 Y see abstract see figure 1 see figure 10 2 Α 1.4 US 4 300 229 A (HIROSAKI BOTARO) 10 November 1981 see abstract see column 15, line 15 - line 32; figure 4 see column 39, line 59 - line 60 EP 0 653 858 A (TOKYO SHIBAURA ELECTRIC 1,2 CO) 17 May 1995 see abstract see figure 5 Patent family members are listed in annex. Further documents are listed in the continuation of box C. X Χ Special categories of cited documents : "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the *A* document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone filing date document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another 'Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such docucitation or other special reason (as specified) document referring to an oral disclosure, use, exhibition or ments, such combination being obvious to a person skilled other means document published prior to the international filing date but later than the priority date claimed *& * document member of the same patent family Date of mailing of the international search report Date of the actual completion of the international search 0 7. 07. 98 5 March 1998 Name and mailing address of the ISA Authorized officer European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Koukourlis, S Fax: (+31-70) 340-3016

Form PCT/ISA/210 (second sheet) (July 1992)

2

Intel onal Application No PCT/US 97/18911

		PCT/US 9//	10311
C.(Continua	tion) DOCUMENTS CONSIDERED TO BE RELEVANT		Relevant to claim No.
Category °	Citation of document, with indication, where appropriate, of the relevant passages		Relevant to claim No.
A	WIRELESS PERSONAL COMMUNICATIONS, vol. 2, no. 4, 1 January 1996, pages 321-334, XP000589621 WYATT-MILLINGTON W ET AL: "A PIPELINED		1
-	IMPLEMENTATION OF THE WINOGRAD FFT FOR SATELLITE ON-BOARD MULTI-CARRIER DEMODULATION" see page 321, paragraph 2 - paragraph 3	·	
Α	WO 95 03656 A (TELIA AB ; ISAKSSON MIKAEL (SE); ENGSTROEM BO (SE)) 2 February 1995 see abstract see page 7, line 15 - line 20 see figure 4		1
Α	WO 96 24989 A (ADC TELECOMMUNICATIONS INC) 15 August 1996 see page 61, line 26 - page 62, line 6 see page 84, line 4 - page 85, line 9 see figures 11,27	·	1
Α	EP 0 722 235 A (MATSUSHITA ELECTRIC IND CO LTD) 17 July 1996 see figure 2		1
A	EP 0 689 314 A (NOKIA TECHNOLOGY GMBH) 27 December 1995 see figure 2		1
	in the second se		

International application No.

Box I Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This international Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1. Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. Claims Nos.: because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:
3. Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II Observations where unity of invention is lacking (Continuation of Item 2 of Ilrat sheet)
This International Searching Authority found multiple inventions in this international application, as follows:
1-4: Receiver for multicarrier signals comprising FFT synchronisation circuit for locating a boundary of the guard interval; 5-7,10-24: functions performed by the FFT processor; 8,9,27-35: channel estimation and correction 25,26: BCH decoder
As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
2. As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3. As only some of the required additional search fees were timely paid by the applicant, this International Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4. X No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remark on Protest The additional search fees were accompanied by the applicant's protest.
No protest accompanied the payment of additional search fees.

information on patent family members

Inter phal Application No
PCT/US 97/18911

	•		
Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0730357 A	04-09-96	NO 960759 A SE 9500743 A	02-09-96 02-09-96
US 4300229 A	10-11-81	JP 1496399 C JP 55112054 A JP 63046619 B JP 1496400 C JP 55112055 A JP 63046620 B JP 1496401 C JP 55112056 A JP 63046621 B JP 1478950 C JP 56093449 A JP 63026575 B AU 527333 B AU 5563480 A CA 1134519 A	16-05-89 29-08-80 16-09-88 16-05-89 29-08-80 16-09-88 16-05-89 29-08-80 16-09-88 10-02-89 29-07-81 30-05-88 24-02-83 28-08-80 26-10-82
EP 0653858 A	17-05-95	JP 7143097 A CA 2135970 A US 5602835 A	02-06-95 17-05-95 -11-02-97
WO 9503656 A	02-02-95	SE 500986 C EP 0712555 A SE 9302453 A US 5652772 A	17-10-94 22-05-96 17-10-94 29-07-97
WO 9624989 A	15-08-96	AU 4915896 A AU 4916296 A BR 9607031 A CA 2211117 A CA 2211803 A CZ 9702487 A EP 0809898 A EP 0808534 A FI 973134 A WO 9624995 A	27-08-96 27-08-96 04-11-97 15-08-96 15-08-96 17-12-97 03-12-97 26-11-97 06-10-97 15-08-96
EP 0722235 A	17-07-96	CA 2166599 A	11-07-96

information on patent family members

Inter onal Application No PCT/US 97/18911

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
EP 0722235 A		JP 8251135 A	27-09-96
EP 0689314 A	27-12-95	FI 942876 A	17-12-95

THIS PAGE BLANK (USPTO)